CERN Accelerating science

CERN Document Server 2,040 records found  1 - 10próximoend  jump to record: Search took 1.80 seconds. 
1.
A 65 nm Data Concentration ASIC for the CMS Outer Tracker Detector Upgrade at HL-LHC / Nodari, Benedetta (Lyon, IPN) ; Caponetto, Luigi (Lyon, IPN) ; Galbit, Geoffrey Christian (Lyon, IPN) ; Scarfi', Simone (CERN) ; Viret, Sebastien (Lyon, IPN)
The Concentrator Integrated Circuit (CIC) ASIC is a front-end chip for both Pixel-Strip (PS) and Strip-Strip (2S) modules of the future Phase-II CMS Outer Tracker upgrade at the High Luminosity LHC (HL-LHC). It collects the digital data coming from eight upstream front-end chips (either MPAs or CBCs, depending on the module type), formats the signal in data packets containing the trigger information from eight bunch crossings and the raw data from events passing the first trigger level, and finally transmits them to the LpGBT unit. [...]
CMS-CR-2018-278.- Geneva : CERN, 2019 - 6 p. - Published in : PoS: TWEPP2018 (2019) , pp. 099 Fulltext: PDF;
In : Topical Workshop on Electronics for Particle Physics, Antwerp, Belgique, 17 - 21 Sep 2018, pp.099
2.
A System-Verilog Verification Environment for the CIC Data Concentrator ASIC of the CMS Outer Tracker Phase-2 Upgrades / Scarfi', Simone (CERN) ; Caratelli, Alessandro (CERN) ; Caponetto, Luigi (Lyon, IPN) ; Ceresa, Davide (CERN) ; Galbit, Geoffrey Christian (Lyon, IPN) ; Kloukinas, Konstantinos (CERN) ; Yusuf Leblebici ; Nodari, Benedetta (Lyon, IPN) ; Viret, Sebastien (Lyon, IPN)
The foreseen Phase-2 upgrades at the LHC present very challenging requirements for the front-end readout electronics of the CMS Outer Tracker detector. High data rates in combination with the employment of a novel technique for rejecting locally low transverse momentum particles as well as the strict low power consumption constraints require the implementation of an optimized readout architecture and specific interconnect synchronization schemes for its components. [...]
CMS-CR-2018-282.- Geneva : CERN, 2019 - 6 p. - Published in : PoS TWEPP2018 (2019) 097 Fulltext: PDF;
In : Topical Workshop on Electronics for Particle Physics, Antwerp, Belgique, 17 - 21 Sep 2018, pp.097
3.
First results from the CIC data aggregation ASIC for the Phase 2 CMS Outer Tracker / CMS Tracker group Collaboration
The Concentrator Integrated Circuit (CIC) ASIC is a front-end chip for both Pixel-Strip (PS) and Strip-Strip (2S) modules of the future Phase 2 CMS Outer Tracker at the High-Luminosity LHC (HL-LHC). Prototyped in a 65 nm CMOS technology, the CIC aggregates the digital data coming from eight upstream front-end chips, formatting it into data packets containing the trigger information from eight bunch crossings and the raw data from events passing the Level 1 (L1) trigger, before transmission to the lpGBT. [...]
CMS-CR-2019-187.- Geneva : SISSA, 2020 - 5 p. - Published in : PoS TWEPP2019 (2020) 102 Fulltext: PDF;
In : TWEPP 2019 Topical Workshop on Electronics for Particle Physics, Santiago De Compostela, Spain, 2 - 6 Sep 2019, pp.102
4.
Study of a Triggered, Full Event Zero-Suppressed Front-End Readout Chain operating up to 1\,MHz Trigger Rate and Pileup of 300 for CMS Outer Tracker upgrade at HL-LHC / Scarfi', Simone (CERN) ; Bergamin, Gianmario (CERN) ; Caratelli, Alessandro (CERN) ; Caponetto, Luigi (Lyon, IPN) ; Ceresa, Davide (CERN) ; Galbit, Geoffrey Christian (Lyon, IPN) ; Jain, Sandhya (Louvain U.) ; Kloukinas, Konstantinos (CERN) ; Yusuf Leblebici ; Nodari, Benedetta (Lyon, IPN) et al.
The CMS Outer Tracker at HL-LHC will have to cope with pileup of 300\,events per bunch crossing and a trigger rate of up to 1\,MHz. The front-end electronics readout chain consists of readout ASICs connected to a data concentrator ASIC featuring zero-suppression. [...]
CMS-CR-2019-183.- Geneva : CERN, 2019 - 6 p. Fulltext: PDF;
In : TWEPP 2019 Topical Workshop on Electronics for Particle Physics, Santiago De Compostela, Spain, 2 - 6 Sep 2019
5.
OT-$\mu$DTC, a test bench for testing CMS Outer Tracker Phase-2 module prototypes / Caratelli, Alessandro (CERN) ; Ceresa, Davide (CERN) ; De Clercq, Jarne Theo (Vrije U., Brussels) ; Galbit, Geoffrey Christian (Lyon, IPN) ; Haranko, Mykyta (CERN) ; Jain, Sandhya (Lyon, IPN) ; Caponetto, Luigi (Lyon, IPN) ; Makarenko, Inna (Brussels U.) ; Mersi, Stefano (CERN) ; Nodari, Benedetta (Lyon, IPN) et al.
The Compact Muon Solenoid (CMS) experiment plans to replace its strip tracker system with a completely new Outer Tracker system to cope with the higher luminosity, compared to Run 2 operation, provided by the HL-LHC. This CMS Phase-2 Outer Tracker will be build up from two types of modules both consisting out of two parallel silicon sensors separated by a few millimetres. [...]
CMS-CR-2019-254.- Geneva : CERN, 2020 - 11 p. - Published in : PoS EPS-HEP2019 (2020) 170 Fulltext: PDF; Fulltext from publisher: PDF;
In : European Physical Society Conference on High Energy Physics (EPS-HEP) 2019, Ghent, Belgium, 10 - 17 Jul 2019, pp.170
6.
Front-end hybrids for the strip-strip modules of the CMS Outer Tracker Upgrade / Gadek, Tomasz (CERN) ; Blanchot, Georges (CERN) ; Gajanec, Rafael (CERN) ; Honma, Alan (Brown U.) ; Kovacs, Mark Istvan (CERN)
The CMS Outer Tracker planned for the HL-LHC Upgrade contains strip-strip and pixel-strip silicon modules. Each of them includes two high-density front-end hybrid circuits, equipped with flip-chip ASICs, passives, connectors and mechanical structures. [...]
CMS-CR-2018-295.- Geneva : CERN, 2019 - 6 p. - Published in : PoS TWEPP2018 (2019) 019 Fulltext: PDF;
In : Topical Workshop on Electronics for Particle Physics, Antwerp, Belgique, 17 - 21 Sep 2018, pp.019
7.
CIC2 a radiation tolerant 65nm data aggregation ASIC for the future CMS tracking detector at LHC / Viret, Sebastien (IP2I, Lyon) /CMS Collaboration
The Concentrator Integrated Circuit (CIC) ASIC is a front-end chip for both Pixel-Strip (PS) and Strip-Strip (2S) modules of the future Phase-II CMS Outer Tracker upgrade at the High-Luminosity LHC (HL-LHC). This data aggregator, designed in 65nm CMOS technology, will be a key element of the tracker front-end chain. [...]
CMS-CR-2021-210.- Geneva : CERN, 2022 - 7 p. - Published in : JINST 17 (2022) C05016 Fulltext: PDF;
In : TWEPP 2021 Topical Workshop on Electronics for Particle Physics, Online, Online, 20 - 24 Sep 2021, pp.C05016
8.
CIC: a radiation tolerant 65 nm data aggregation ASIC for the future CMS tracking detector at LHC / Nodari, B (IP2I, Lyon) ; Bergamin, G (CERN) ; Caponetto, L (IP2I, Lyon) ; Caratelli, A (CERN) ; Ceresa, D (CERN) ; Galbit, G (IP2I, Lyon) ; Kloukinas, K (CERN) ; Scarfi’, S (CERN) ; Viret, S (IP2I, Lyon)
For the Phase II upgrade at HL-LHC, CMS needs a new Outer Tracker detector able to cope with reduced material budget, increased radiation tolerance and higher pile-up conditions with respect to LHC. The main feature of the Outer Tracker will be its inclusion at the first level of the CMS trigger system with data readout at 40 MHz. [...]
2023 - 6 p. - Published in : JINST 18 (2023) C02035
In : Topical Workshop on Electronics for Particle Physics 2022 (TWEPP 2022), Bergen, Norway, 19 - 23 Sep 2022, pp.C02035
9.
Power, Readout and Service Hybrids for the CMS Phase-2 Upgrade / Zografos, Angelos (Natl. Tech. U., Athens) ; Blanchot, Georges (CERN) ; Mateos Dominguez, Irene (CERN) ; Hollos, Adam Erik (CERN) ; Kovacs, Mark Istvan (CERN) ; Rasevic, Nikola (VINCA Inst. Nucl. Sci., Belgrade)
The CMS tracker Phase-2 upgrade silicon modules integrate DC-DC powering stages and an optical transceiver to power and control the front-end hybrids. The strip-strip (2S) module contains a Service Hybrid (2S-SEH) with two-stage DC-DC power conversion, an lpGBT with optical interface (VTRx+), high voltage biasing and temperature sensor ports. [...]
CMS-CR-2021-218.- Geneva : CERN, 2022 - 7 p. - Published in : JINST 12 (2022) C03034 Fulltext: PDF;
In : TWEPP 2021 Topical Workshop on Electronics for Particle Physics, Online, Online, 20 - 24 Sep 2021, pp.C03034
10.
Power, Readout and Service Hybrids for the CMS Phase-2 Upgrade / Zografos, Angelos (speaker) (CERN)
The CMS Tracker Phase 2 Upgrade modules integrate DCDC powering stages and an optical transceiver to power and control the front-end hybrids. The strip-strip (2S) module contains a Service Hybrid (2S-SEH) with two stage DC-DC power conversion, an lpGBT with optical interface (VTRx+), high voltage biasing and temperature sensor ports. [...]
2021 - 1313. Conferences; TWEPP 2021 Topical Workshop on Electronics for Particle Physics External links: Talk details; Event details In : TWEPP 2021 Topical Workshop on Electronics for Particle Physics

Haven't found what you were looking for? Try your search on other servers:
recid:2650712 em Amazon
recid:2650712 em CERN EDMS
recid:2650712 em CERN Intranet
recid:2650712 em CiteSeer
recid:2650712 em Google Books
recid:2650712 em Google Scholar
recid:2650712 em Google Web
recid:2650712 em IEC
recid:2650712 em IHS
recid:2650712 em INSPIRE
recid:2650712 em ISO
recid:2650712 em KISS Books/Journals
recid:2650712 em KISS Preprints
recid:2650712 em NEBIS
recid:2650712 em SLAC Library Catalog