Hu-Guo, Ch - 検索結果 - CERN Document Server

検索コレクション:

並べ替え：	結果の表示	出力フォーマット:

CERN Document Server	4 のレコードが見つかりました。	検索にかかった時間： 1.45 秒

Infrastructure for Detector Research and Development towards the International Collider / EUDET Collaboration
The EUDET-project was launched to create an infrastructure for developing and testing new and advanced detector technologies to be used at a future linear collider. [...]
arXiv:1201.4657. - 2012 - 54.
Preprint - Full text

レコードの詳細 - ほとんど同じレコード

Development of ultra-light pixelated ladders for an ILC vertex detector / Chon-Sen, N. (Strasbourg, IPHC) ; Baudot, J. (Strasbourg, IPHC) ; Claus, G. (Strasbourg, IPHC) ; De Masi, R. (Strasbourg, IPHC) ; Deveaux, M. (Frankfurt U.) ; Dulinski, W. (Strasbourg, IPHC) ; Goffe, M. (Strasbourg, IPHC) ; Goldstein, J. (Bristol U.) ; Gregor, I.-M. (DESY) ; Hu-Guo, Ch. (Strasbourg, IPHC) et al.
The development of ultra-light pixelated ladders is motivated by the requirements of the ILD vertex detector at ILC. [...]
arXiv:1006.5424. - 2010. - 6 p.
Preprint - Preprint

レコードの詳細 - ほとんど同じレコード

On-chip Phase Locked Loop (PLL) design for clock multiplier in CMOS Monolithic Active Pixel Sensors (MAPS) / Sun, Q (Louis Pasteur U., Strasbourg I ; BeiHang U.) ; Jaaskelainen, K (Louis Pasteur U., Strasbourg I) ; Valin, I (Louis Pasteur U., Strasbourg I) ; Claus, G (Louis Pasteur U., Strasbourg I) ; Hu-Guo, Ch (Louis Pasteur U., Strasbourg I) ; Hu, Yu (Louis Pasteur U., Strasbourg I)
In a detector system, clock distribution to sensors must be controlled at a level allowing proper synchronisation. In order to reach theses requirements for the HFT (Heavy Flavor Tracker) upgrade at STAR (Solenoidal Tracker at RHIC), we have proposed to distribute a low frequency clock at 10 MHz which will be multiplied to 160 MHz in each sensor by a PLL. [...]
CERN, 2009 Published version from CERN: PDF;
In : Topical Workshop on Electronics for Particle Physics, Paris, France, 21 - 25 Sep 2009, pp.543-547 (CERN-2009-006)

レコードの詳細 - ほとんど同じレコード

CMOS pixel sensor development : a fast read-out architecture with integrated zero suppression / Hu-Guo, Ch (Strasbourg, IPHC) ; Baudot, J (Strasbourg, IPHC) ; Bertolone, G (Strasbourg, IPHC) ; Besson, A (Strasbourg, IPHC) ; Brogna, A S (Strasbourg, IPHC) ; Colledani, C (Strasbourg, IPHC) ; Claus, G (Strasbourg, IPHC) ; DeMasi, R (Strasbourg, IPHC) ; Degerli, Y (Saclay) ; Dorokhov, A (Strasbourg, IPHC) et al.
2009 - Published in : JINST 4 (2009) P04012 SISSA/IOP Open Access article: PDF;
In : Pixel 2008 International Workshop, Batavia, IL, USA, 23 Sep - 26 Sep 2008, pp.P04012

レコードの詳細 - ほとんど同じレコード

似た著者名：
15	Hu-Guo, C
2	Hu-Guo, C.
2	Hu-Guo, Ch.
14	Hu-Guo, Christine
15	Hu-guo, C

Interested in being notified about new results for this query?
Set up a personal email alert or subscribe to the RSS feed.

捜していたものを見つけなかったならば、他のサーバーもお試しください：
Hu-Guo, Ch 中の Amazon Hu-Guo, Ch 中の CERN EDMS Hu-Guo, Ch 中の CERN Intranet Hu-Guo, Ch 中の CiteSeer Hu-Guo, Ch 中の Google Books Hu-Guo, Ch 中の Google Scholar Hu-Guo, Ch 中の Google Web Hu-Guo, Ch 中の IEC	Hu-Guo, Ch 中の IHS Hu-Guo, Ch 中の INSPIRE Hu-Guo, Ch 中の ISO Hu-Guo, Ch 中の KISS Books/Journals Hu-Guo, Ch 中の KISS Preprints Hu-Guo, Ch 中の NEBIS Hu-Guo, Ch 中の SLAC Library Catalog Hu-Guo, Ch 中の Scirus

CERN Document Server

Access articles, reports and multimedia content in HEP

Main menu

CERN Accelerating science