Scribd Logo
Upload

Welcome to Scribd!

  • 23 views

    Vlsisa 2

    Uploaded by

    shreetam behera
    If each instruction in a microprocessor takes 5 clock cycles (unpipelined) and we have a 4 stage pipeline, the ideal average CPI with the pipeline will be ________? d. What are the characteristics of RISC pipelining? e. What do you mean by Speed up in pipelining approach?

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as DOCX, PDF, TXT or read online from Scribd

    Vlsisa 2

    Uploaded by

    shreetam behera
    23 views1 page
    If each instruction in a microprocessor takes 5 clock cycles (unpipelined) and we have a 4 stage pipeline, the ideal average CPI with the pipeline will be ________? d. What are the characteristics of RISC pipelining? e. What do you mean by Speed up in pipelining approach?

    Original Title

    vlsisa 2

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Available Formats

    DOCX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    If each instruction in a microprocessor takes 5 clock cycles (unpipelined) and we have a 4 stage pipeline, the ideal average CPI with the pipeline will be ________? d. What are the characteristics of RISC pipelining? e. What do you mean by Speed up in pipelining approach?

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as DOCX, PDF, TXT or read online from Scribd
    Download as docx, pdf, or txt
    23 views1 page

    Vlsisa 2

    Uploaded by

    shreetam behera
    If each instruction in a microprocessor takes 5 clock cycles (unpipelined) and we have a 4 stage pipeline, the ideal average CPI with the pipeline will be ________? d. What are the characteristics of RISC pipelining? e. What do you mean by Speed up in pipelining approach?

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as DOCX, PDF, TXT or read online from Scribd
    Download as docx, pdf, or txt
    of 1

    Centurion University of Technology and Management Centurion Institute of Technology, Jatni

    M.Tech 1stSemester

    2nd Internal Test


    VLSI SYSTEM ARCHITECTURE
    Time:-1 Hr F.M.:- 30

    1. Answer all Questions (compulsory): a. What are the properties of RISC architecture? b. What do you mean by pipelining stalling?

    [2*5=10]

    c. If each instruction in a microprocessor takes 5 clock cycles (unpipelined) and we have a 4 stage pipeline, the ideal average CPI with the pipeline will be ________? d. What are the characteristics of RISC pipelining? e. What do you mean by Speed up in pipelining approach?

    2. Answer any two Questions:

    [2*10=20]

    a. Discuss the hardwired control and micro-programmed control for CISC architecture? b. Explain about different pipelining hazards? How can you avoid data hazard? (5+5) c. Write short notes on any two(5+5) Cache memory Instruction level Parallelism Pipelining

    You might also like