Talk:Hardware performance counter

	This article is within the scope of WikiProject Computing, a collaborative effort to improve the coverage of computers, computing, and information technology on Wikipedia. If you would like to participate, please visit the project page, where you can join the discussion and see a list of open tasks.ComputingWikipedia:WikiProject ComputingTemplate:WikiProject ComputingComputing articles
Mid	This article has been rated as Mid-importance on the project's importance scale.
	This article is supported by WikiProject Software (assessed as Low-importance).
	This article is supported by Computer hardware task force (assessed as Mid-importance).

Tip: Anchors are case-sensitive in most browsers.

This article links to one or more target anchors that no longer exist.

[[X86 instruction listings#Added with Pentium MMX|RDPMC]] The anchor (#Added with Pentium MMX) has been deleted by other users before.

Please help fix the broken anchors. You can remove this template after fixing the problems. | Reporting errors

table with available counters

number of available hardware counter

Is this table of number of PMU events (like INS_RETIRED, Branch_mispredict, Cache_miss), or number of independent PMU channels (how much different events may be monitored at same moment).

18 for P4 looks for me too low in first case and too high in second case. `a5b (talk) 14:50, 11 August 2012 (UTC)[reply]

Processor-specific?

This article only seems to discuss processors from the x86 family, but that is not stated.

CPU's have had some form of hardware counters for a long time, albeit not in the more refined forms now available. Even the 8-bit Zilog Z80 had an instruction memory access counter ("M1") which could be sampled to get an indication of program performance. — Preceding unsigned comment added by 27.252.177.16 (talk) 03:31, 21 August 2013 (UTC)[reply]