Wikipedia

Zen 5

Zen 5 is the name for a CPU microarchitecture by AMD, shown on their roadmap in May 2022,[3] launched for mobile in July 2024 and for desktop in August 2024.[4] It is the successor to Zen 4 and is currently fabricated on TSMC's N4X process.[5] Zen 5 is also planned to be fabricated on the N3E process in the future.[6]

Zen 5
General information
LaunchedMobile
July 17, 2024; 3 months ago (2024-07-17)

Desktop
August 8, 2024; 2 months ago (2024-08-08)

Server
October 10, 2024; 22 days ago (2024-10-10)
Designed byAMD
Common manufacturer
CPUID codeFamily 1Ah
Cache
L1 cache80 KB (per core):
  • 32 KB instructions
  • 48 KB data
L2 cache1 MB (per core)
L3 cache
  • 32 MB (per CCD)
  • 24 MB (in Strix Point)
Architecture and classification
Technology nodeTSMC N4X (Zen 5 CCD)
TSMC N3E (Zen 5c CCD)
TSMC N6 (IOD)
TSMC N4P (Mobile)
Instruction setAMD64 (x86-64)
Extensions
Physical specifications
Cores
  • Mobile: 8 to 12
    Desktop: 6 to 16
    Server: 16 to 192
Memory (RAM)
Sockets
Products, models, variants
Product code names
  • Desktop
    • Granite Ridge
  • Thin & Light Mobile
  • Server
    • Turin
    • Turin Dense
Brand names
History
PredecessorZen 4
SuccessorZen 6
Two AMD Ryzen 9000 series microprocessors with Zen 5 architecture

The Zen 5 microarchitecture powers Ryzen 9000 series desktop processors (codenamed "Granite Ridge"), Epyc 9005 server processors (codenamed "Turin"),[7] and Ryzen AI 300 thin and light mobile processors (codenamed "Strix Point").[8]

Background

edit

Zen 5 was first officially mentioned during AMD's Ryzen Processors: One Year Later presentation on April 9, 2018.[9]

A roadmap shown during AMD's Financial Analyst Day on June 9, 2022 confirmed that Zen 5 and Zen 5c would be launching in 3nm and 4nm variants in 2024.[10] The earliest details on the Zen 5 architecture promised a "re-pipelined front end and wide issue" with "integrated AI and Machine Learning optimizations".

During AMD's Q4 2023 earnings call on January 30, 2024, AMD CEO Lisa Su stated that Zen 5 products would be "coming in the second half of the year".[11]

Architecture

edit
 
Die-Shot of an AMD Ryzen 5 9600X with a Zen 5 microarchitecture

Zen 5 is a ground-up redesign of Zen 4 with a wider front-end, increased floating point throughput and more accurate branch prediction.[12]

Fabrication process

edit

Zen 5 was designed with both 4nm and 3nm processes in mind. This acted as an insurance policy for AMD in the event that TSMC's mass production of its N3 nodes were to face delays, significant wafer defect issues or capacity issues. One industry analyst estimated early N3 wafer yields to be at 55% while others estimated yields to be similar to those of N5 at between 60-80%.[13][14] Additionally, Apple, as TSMC's largest customer, is given priority access to the latest process nodes. In 2022, Apple was responsible for 23% of TSMC's $72 billion in total revenue.[15] After N3 began ramping at the end of 2022, Apple bought up the entirety of TSMC's early N3B wafer production capacity to fabricate their A17 and M3 SoCs.[16] Zen 5 desktop and server processors continue to use the N6 node for the I/O die fabrication.[17]

Zen 5 CCDs are fabricated on TSMC's N4X node which is intended to accommodate higher frequencies for high-performance computing (HPC) applications.[18] Zen 4-based mobile processors were fabricated on the N4P node which is targeted more towards power efficiency. N4X maintains IP compatibility with N4P and offers a 6% frequency gain over N4P at the same power but comes with the trade-off of moderate leakage.[19] Compared to the N5 node used to produce Zen 4 CCDs, N4X can enable up to 15% higher frequencies while running at 1.2V.[20]

The Zen 5 CCD, codenamed "Eldora", has a die size of 70.6mm2, a 0.5% reduction in area from Zen 4's 71mm2 CCD while achieving a 28% increase in transistor density due to the N4X process node.[21] Zen 5's CCD contains 8.315 billion transistors compared to the Zen 4 CCD's 6.5 billion transistors.[22] The size of an individual Zen 5 core is actually larger than a Zen 4 core but the CCD has been reduced via shrinking the L3 cache. The monolithic die used by "Strix Point" mobile processors, fabricated on TSMC's lower power N4P node, measures 232.5mm2 in area.[21]

Front end

edit

Branch Prediction

edit

Zen 5's changes to branch prediction are the most significant divergence from any previous Zen microarchitecture. The branch predictor in a core tries to predict the outcome when there are diverging code paths. Zen 5's branch predictor is able to operate two-ahead where it can try to predict two code paths ahead before they are executed rather predicting one code path, waiting for it to be executed, then predicting the next one.[23] Two-ahead branch predictors have been discussed in academic research dating back to André Seznec et al.'s 1996 paper "Multiple-block ahead branch predictors".[24] 28 years after it was first proposed in academic research, AMD's Zen 5 architecture became the first microarchitecture to fully implement two-ahead branch prediction. Increased data prefetching assists the branch predictor.

Execution Engines

edit

Integer Units

edit

Zen 5 contains 6 Arithmetic Logic Units (ALUs), up from 4 ALUs in prior Zen architectures. A greater number of ALUs that handle common integer operations can increase per-cycle scalar integer throughput by 50%.[25]

Vector Engines and Instructions

edit

The vector engine in Zen 5 features 4 floating point pipes compared to 3 pipes in Zen 4. Zen 4 introduced AVX-512 instructions. AVX-512 capabilities have been expanded with Zen 5 with a doubling of the floating point pipe width to a native 512-bit floating point datapath. The AVX-512 datapath is configurable depending on the product. Ryzen 9000 series desktop processors and EPYC 9005 server processors feature the full 512-bit datapath but Ryzen AI 300 mobile processors feature a 256-bit datapath in order to reduce power consumption. AVX-512 instruction has been extended to VNNI/VEX instructions. Additionally, there is greater bfloat16 throughput which is beneficial for AI workloads.

Cache

edit

L1

edit

The wider front end in the Zen 5 architecture necessitates larger caches and higher memory bandwidth in order to keep the cores fed with data. The L1 cache per core is increased from 64 KB to 80 KB per core. The L1 instruction cache remains the same at 32 KB but the L1 data cache is increased from 32 KB to 48 KB per core. Furthermore, the bandwidth of the L1 data cache for 512-bit floating point unit pipes has also been doubled. The L1 data cache's associativity has increased from 8-way to 12-way in order to accommodate its larger size.

L2

edit

The L2 cache remains at 1 MB but its associativity has increased from 8-way to 16-way. Zen 5 also has a doubled L2 cache bandwidth of 64 bytes per clock.

L3

edit

The L3 cache is filled from L2 cache victims and in-flight misses. Latency for accessing the L3 cache has been reduced by 3.5 cycles.[26] A Zen 5 Core Complex Die (CCD) contains 32 MB of L3 cache shared between the 8 cores. In Zen 5 3D V-Cache CCDs, a piece of silicon containing 64 MB of extra L3 cache is placed under the cores rather than on top like in prior generations for a total of 96 MB.[27] This allows for increased core frequency compared to previous generation 3D V-Cache implementations which were sensitive to higher voltages. The Zen 5-based Ryzen 7 9800X3D has a 500 MHz increased base frequency over the Zen 4-based Ryzen 7 7800X3D and allows overclocking for the first time.[28]

Ryzen AI 300 APUs, codenamed "Strix Point", features 24 MB of total L3 cache which is split into two separate cache arrays. 16 MB of dedicated L3 cache is shared the 4 Zen 5 cores and 8 MB is shared by the 8 Zen 5c cores.[29] Zen 5c cores are not able to access the 16 MB L3 cache array and vice versa.[30]

Cache Zen 4 Zen 5
L1
Data 		Size 32 KB 48 KB
Associativity 8-way 12-way
Bandwidth 32B/clk 64B/clk
L1
Instructions 		Size 32 KB 32 KB
Associativity 8-way 8-way
Bandwidth 64B/clk 64B/clk
L2 Size 1 MB 1 MB
Associativity 8-way 16-way
Bandwidth 32B/clk 64B/clk
L3 Size 32 MB 32 MB
Associativity 16-way 16-way
Bandwidth 32B/clk Read
16B/clk Write 		32B/clk Read
16B/clk Write

Other changes

edit

Other features and changes in the Zen 5 architecture, compared to Zen 4, include:

  • Memory speeds up to DDR5-5600 and LPDDR5X-7500 are officially supported.[31]
  • Infinity Fabric clock (FCLK) has been increased to 2400 MHz.[32]
Zen 4 vs Zen 5 capabilities[33]
Attribute Zen 4 Zen 5
L1/L2 BTB 1.5K/7K 16K/8K
Return Address Stack 32 52
ITLB L1/L2 64/512 64/2048
Fetched/Decoded Instruction Bytes/cycle 32 64
Op Cache associativity 12-way 16-way
Op Cache bandwidth 9 macro-ops 12 inst or fused inst
Dispatch bandwidth (macro-ops/cycle) 6 8
AGU Scheduler 3x24 ALU/AGU 56
ALU Scheduler 1x24 ALU 88
ALU/AGU 4/3 6/4
Int PRF (red/flag) 224/126 240/192
Vector Reg 192 384
FP Pre-Sched Queue 64 96
FP Scheduler 2x32 3x38
FP Pipes 3 4
Vector Width 256 256b/512b
ROB/Retire Queue 320 448
LS Mem Pipes support Load/Store 3/1 4/2
DTLB L1/L2 72/3072 96/4096

Products

edit

Desktop

edit

Granite Ridge

edit

AMD announced an initial lineup of four models of Ryzen 9000 processors on June 3, 2024, including one Ryzen 5, one Ryzen 7 and two Ryzen 9 models. Manufactured on a 4 nm process, the processors feature between 6 and 16 cores.[34] Ryzen 9000 processors were released in August 2024.

Common features of Ryzen 9000 desktop CPUs:

  • Socket: AM5.
  • All the CPUs support DDR5-5600 in dual-channel mode.
  • All the CPUs support 28 PCIe 5.0 lanes. 4 of the lanes are reserved as link to the chipset.
  • Includes integrated RDNA2 GPU with 2 CUs and base, boost clock speeds of 0.4 GHz, 2.2 GHz.
  • L1 cache: 80 KB (48 KB data + 32 KB instruction) per core.
  • L2 cache: 1 MB per core.
  • Fabrication process: TSMC N4 FinFET (N6 FinFET for the I/O die).
Branding and Model Cores
(threads) 		Clock rate (GHz) L3 cache
(total) 		TDP Chiplets Core
config[i] 		Release
date 		Launch
price[a]
Base Boost
Ryzen 9 9950X[35][36] 16 (32) 4.3 5.7 64 MB 170 W 2 × CCD
1 × I/OD 		2 × 8 August 15, 2024 US $649
9900X[35][36] 12 (24) 4.4 5.6 120 W 2 × 6 US $499
Ryzen 7 9800X3D[37][38] 8 (16) 4.7 5.2 96 MB 1 × CCD
1 × I/OD 		1 × 8 November 7, 2024 US $479
9700X[35][36] 3.8 5.5 32 MB 65 W[b] August 8, 2024 US $359
Ryzen 5 9600X[35][36] 6 (12) 3.9 5.4 1 × 6 US $279
  1. ^ Manufacturer suggested retail price at launch
  2. ^ TDP configurable to 105 W
  1. ^ Core Complexes (CCX) × cores per CCX

Mobile

edit

Strix Point

edit

The Ryzen AI 300 series of high-performance ultrathin notebook processors were announced on June 3, 2024. Codenamed Strix Point, these processors are named under a new model numbering system similar to Intel's Core and Core Ultra model numbering. Strix Point features a 3rd gen Ryzen AI engine based on XDNA 2, providing up to 50 TOPS of neural processing unit performance. The integrated graphics is upgraded to RDNA 3.5, and top end models have 16 CUs of GPU and 12 cores of CPU, an increase from the maximum of 8 CPU cores on previous generation Ryzen ultrathin mobile processors.[39] Notebooks featuring Ryzen AI 300 series processors were released on July 17.[40]

Common features of Ryzen AI 300 notebook APUs:

  • Socket: BGA, FP8 package type.
  • All models support DDR5-5600 or LPDDR5X-7500 in dual-channel mode.
  • All models support 16 PCIe 4.0 lanes.
  • iGPU uses the RDNA 3.5 microarchitecture.
  • NPU uses the XDNA 2 AI Engine (Ryzen AI).
  • Both Zen5 and Zen5c cores support AVX-512 using a half-width 256-bit FPU.
  • L1 cache: 80 KB (48 KB data + 32 KB instruction) per core.
  • L2 cache: 1 MB per core.
  • Fabrication process: TSMC N4P FinFET.
Branding and Model CPU GPU NPU
(Ryzen AI) 		TDP Release
date
Cores (threads) Clock (GHz) L3 cache
(total) 		Model Clock
(GHz)
Total Zen 5 Zen 5c Base Boost[a]
Ryzen AI 9 (PRO)
HX 375 		12 (24) 4 (8) 8 (16) 2.0 5.1 24 MB 890M
16 CUs 		2.9 55 TOPS 15–54 W July 17, 2024
(PRO)
HX 370[42] 		50 TOPS
365[42] 10 (20) 6 (12) 5.0 880M
12 CUs
Ryzen AI 7 PRO 360[43] 8 (16) 3 (6) 5 (10) 5.1 8 MB 870M TBA TBA TBA TBA
PRO 160[44] 4.2
  1. ^ This is the maximum frequency for Zen 5 cores. Zen 5c cores boost to 3.3GHz.[41]

Server

edit

Turin

edit

Alongside Granite Ridge desktop and Strix Point mobile processors, the Epyc 9005 series of high-performance server processors, codenamed Turin, were also announced at Computex on June 3, 2024. It uses the same SP5 socket as the previous Epyc 9004 series processors, and will pack up to 128 cores and 256 threads on the top-end model. Turin will be built on a TSMC 4 nm process.[45]

Common features of EPYC 9000 server processers:

Branding and Model Cores
(threads) 		Clock rate (GHz) L3 cache
(total) 		TDP Chiplets Core
config[i] 		Release
date 		Launch
price[a]
Base Boost
Epyc 9755 128 (256) 2.7 4.1 512 MB 500 W 16 × CCD
1 × I/OD 		16 × 8 October 10, 2024 US $12,984
9655 96 (192) 2.6 4.5 384 MB 400 W 12 × CCD
1 × I/OD 		12 × 8 US $11,852
9565 72 (144) 3.15 4.3 12 × 6 US $10,486
9575F 64 (128) 3.3 5.0 256 MB 8 × CCD
1 × I/OD 		8 × 8 US $11,791
9555 3.2 4.4 360 W US $9,826
9535 2.4 4.3 300 W US $8,992
9475F 48 (96) 3.65 4.8 400 W 8 × 6 US $7,592
9455 3.15 4.4 300 W US $5,412
9365 36 (72) 3.4 4.3 192 MB 6 × CCD
1 × I/OD 		6 × 6 US $4,341
  1. ^ Manufacturer suggested retail price at launch
  1. ^ Core Complexes (CCX) × cores per CCX

Turin Dense

edit

A variant of Epyc 9005 using Zen 5c cores was also shown off at Computex. It will feature a maximum of 192 cores and 384 threads, and be manufactured on a 3 nm process.[45]

Common features of EPYC Dense 9000 server processers:

Branding and Model Cores
(threads) 		Clock rate (GHz) L3 cache
(total) 		TDP Chiplets Core
config[i] 		Release
date 		Launch
price[a]
Base Boost
Epyc 9965 192 (384) 2.25 3.7 384 MB 500 W 12 × CCD
1 × I/OD 		12 × 16 October 10, 2024 US $14,813
9845 160 (360) 2.1 320 MB 390 W 10 × CCD
1 × I/OD 		10 × 16 US $13,564
9825 144 (288) 2.2 384 MB 12 × CCD
1 × I/OD 		12 × 12 US $13,006
9745 128 (256) 2.4 256 MB 400 W 8 × CCD
1 × I/OD 		8 × 16 US $12,141
9645 96 (192) 2.3 320 W 8 × 12 US $11,048
  1. ^ Manufacturer suggested retail price at launch
  1. ^ Core Complexes (CCX) × cores per CCX

Zen 5c

edit

Zen 5c is a compact variant of the Zen 5 core, primarily targeted at hyperscale cloud compute server customers.[46] It will succeed the Zen 4c core.

References

edit
  1. ^ "AMD Ryzen 8000 "Strix Point" APU Leak Points to 16 RDNA 3.5 CUs". TechPowerUp. September 4, 2023. Retrieved October 7, 2023.
  2. ^ "AMD Ryzen 8000 "Hawk Point" officially in upcoming Minisforum 2-in-1 tablet". VideoCardz.com. Retrieved October 7, 2023.
  3. ^ "AMD confirms Zen4 & Ryzen 7000 series lineup: Raphael in 2022, Dragon Range and Phoenix in 2023". VideoCardz. May 3, 2022. Retrieved October 2, 2022.
  4. ^ Hollister, Sean (July 24, 2024). "AMD is slightly delaying its Ryzen 9000 desktop CPUs 'out of an abundance of caution'". The Verge. Retrieved August 4, 2024.
  5. ^ "AMD deep-dives Zen 5 architecture — Ryzen 9000 and AI 300 benchmarks, RDNA 3.5 GPU, XDNA 2, and more". July 15, 2024.
  6. ^ Alcorn, Paul (June 9, 2022). "AMD Shares New CPU Core Roadmap, 3nm Zen 5 by 2024, 4th-Gen Infinity Architecture". Tom's Hardware. Retrieved August 4, 2023.
  7. ^ Alcorn, Paul (June 2, 2024). "AMD announces 3nm EPYC Turin with 192 cores and 384 threads — 5.4X faster than Intel Xeon in AI work, launches second half of 2024". Archived from the original on June 3, 2024. Retrieved June 2, 2024.
  8. ^ Alcorn, Paul (June 2, 2024). "AMD unwraps Ryzen AI 300 series 'Strix Point' processors — 50 TOPS of AI performance, Zen 5c density cores come to Ryzen 9 for the first time". Tom's Hardware. Archived from the original on June 3, 2024. Retrieved June 2, 2024.
  9. ^ "Ryzen Processors: One Year Later". YouTube. April 9, 2018. Retrieved August 23, 2024.
  10. ^ "AMD FAD 2022 AMD CPU Core Roadmap To Zen 5". ServeTheHome. Retrieved June 3, 2024.
  11. ^ "AMD reaffirms Ryzen CPUs with Zen5 architecture are coming in the second half of 2024". VideoCardz. January 31, 2024. Retrieved June 3, 2024.
  12. ^ Bonshor, Gavin (June 2, 2024). "AMD Unveils Ryzen 9000 CPUs For Desktop, Zen 5 Takes Center Stage at Computex 2024". AnandTech. Retrieved June 3, 2024.
  13. ^ Norem, Josh (July 14, 2023). "Analyst: TSMC Hitting 55% Yields on 3nm Node for Apple's A17 Bionic, M3 SoCs". ExtremeTech. Retrieved June 3, 2024.
  14. ^ Shilov, Anton (December 31, 2022). "Analysts Estimate TSMC's 3nm Yields Between 60% and 80%". Tom's Hardware. Retrieved June 3, 2024.
  15. ^ Norem, Josh (August 8, 2023). "Apple Bought All of TSMC's 3nm Capacity for an Entire Year". ExtremeTech. Retrieved June 3, 2024.
  16. ^ Norem, Josh (April 27, 2023). "TSMC Says It Can't Keep Up With Apple's Demands for 3nm Wafers". ExtremeTech. Retrieved June 3, 2024.
  17. ^ Bonshor, Gavin (June 2, 2024). "AMD Unveils Ryzen 9000 CPUs For Desktop, Zen 5 Takes Center Stage at Computex 2024". AnandTech. Archived from the original on June 3, 2024. Retrieved June 2, 2024.
  18. ^ Norem, Josh (July 22, 2024). "AMD's Zen 5 Architectures Boast a 28% Increase in Density Over Zen 4". ExtremeTech. Retrieved September 16, 2024.
  19. ^ "Advanced Technologies for HPC: N4/N4P/N4X". TSMC. Retrieved June 3, 2024.
  20. ^ Shilov, Anton (December 17, 2021). "TSMC Unveils N4X Node: Extreme High-Performance at High Voltages". AnandTech. Retrieved June 3, 2024.
  21. ^ a b "AMD Granite Ridge and Strix Point Zen 5 Die-sizes and Transistor Counts Confirmed". TechPowerUp. July 16, 2024. Retrieved September 16, 2024.
  22. ^ Shilov, Anton (July 18, 2024). "AMD's Zen 5 chips pack in 8.315 billion transistors per compute die, a 28% increase in density". Tom's Hardware. Retrieved September 16, 2024.
  23. ^ Posch, Maya (July 28, 2024). "AMD Returns to 1996 With Zen 5's Two-Block Ahead Branch Predictor". Hackaday. Retrieved September 16, 2024.
  24. ^ Seznec, André; Jourdan, Stéphan; Sainrat, Pascal; Michaud, Pierre (1996). "Multiple-block ahead branch predictors". Proceedings of the seventh international conference on Architectural support for programming languages and operating systems. pp. 116–127. doi:10.1145/237090.237169. ISBN 0-89791-767-7.
  25. ^ Lam, Chester (October 8, 2023). "Zen 5's Leaked Slides". Chips and Cheese. Retrieved June 3, 2024.
  26. ^ Kennedy, Patrick (August 27, 2024). "AMD Zen 5 Core is at Hot Chips 2024". ServeTheHome. Retrieved September 16, 2024.
  27. ^ Lilly, Paul (October 31, 2024). "AMD Ryzen 7 9800X3D Unveiled With A 3D V-Cache Tweak For Gamers And Overclockers". HotHardware. Retrieved November 1, 2024.
  28. ^ Tyson, Mark (October 31, 2024). "AMD crowns the Ryzen 7 9800X3D a 'gaming legend' in a surprise announcement — chipmaker claims $479 Zen 5 3D V-Cache chip is up to an average 20% faster than Intel Core Ultra 9 flagship". Tom's Hardware. Retrieved November 1, 2024.
  29. ^ "AMD's Strix Point: Zen 5 Hits Mobile". Chips and Cheese. August 10, 2024. Retrieved September 16, 2024.
  30. ^ "AMD Strix Point SoC Reintroduces Dual-CCX CPU, Other Interesting Silicon Details Revealed". TechPowerUp. July 24, 2024. Retrieved September 16, 2024.
  31. ^ Bonshor, Gavin. "AMD Unveils Ryzen 9000 CPUs For Desktop, Zen 5 Takes Center Stage at Computex 2024". www.anandtech.com. Retrieved June 15, 2024.
  32. ^ Mujtaba, Hassan (June 2, 2024). "AMD Ryzen 9000 Desktop CPUs Official: Zen 5 Achieves 16% IPC Uplift, 9950X, 9900X, 9700X, 9600X SKUs, Up To 16 Cores At 5.7 GHz, July Launch". Wccftech. Retrieved June 3, 2024.
  33. ^ "AMD Reveals More Zen 5 CPU Core Details". Phoronix. July 24, 2024. Retrieved July 24, 2024.
  34. ^ "AMD introduces Ryzen 9000 Zen5 desktop CPUs "Granite Ridge"". VideoCardz. June 3, 2024. Retrieved June 3, 2024.
  35. ^ a b c d Bonshor, Gavin (June 2, 2024). "AMD Unveils Ryzen 9000 CPUs For Desktop, Zen 5 Takes Center Stage at Computex 2024". AnandTech. Retrieved June 3, 2024.
  36. ^ a b c d Hagedoorn, Hilbert (August 6, 2024). "AMD Ryzen 9000 Series Processors: Pricing Now official". guru3d.com. Retrieved August 7, 2024.
  37. ^ "The Gaming Legend Continues — AMD Introduces Next-Generation AMD Ryzen 7 9800X3D Processor" (Press release). Santa Clara, California: AMD. Globe Newswire. October 31, 2024. Retrieved October 31, 2024.
  38. ^ Warren, Tom (October 21, 2024). "AMD's highly anticipated 9000-series X3D desktop CPUs arrive on November 7th". The Verge. Retrieved October 26, 2024.
  39. ^ Alcorn, Paul (June 3, 2024). "AMD unwraps Ryzen AI 300 series 'Strix Point' processors — 50 TOPS of AI performance, Zen 5c density cores come to Ryzen 9 for the first time". Tom's Hardware. Retrieved June 3, 2024.
  40. ^ Shanto, Abid Ahsan (July 3, 2024). "Asus confirms delayed launch of AMD Ryzen AI 300 series laptops". NotebookCheck. Retrieved July 4, 2024.
  41. ^ Bonshor, Gavin. "The AMD Ryzen AI 9 HX 370 Review: Unleashing Zen 5 and RDNA 3.5 Into Notebooks". www.anandtech.com. Retrieved July 28, 2024.
  42. ^ a b Ganti, Anil (June 3, 2024). "Computex 2024 | AMD Ryzen AI 9 HX 370 and Ryzen AI 9 365 unveiled with new CPU cores and GPU". NotebookCheck. Retrieved June 3, 2024.
  43. ^ Yuan, Gu (July 6, 2024). "AMD Ryzen AI 9 HX 370/7 PRO 360 APU 跑分曝光". IT Home (in Simplified Chinese). Archived from the original on July 6, 2024. Retrieved July 8, 2024.
  44. ^ Klotz, Aaron (July 5, 2024). "Ryzen AI 7 Pro 160 bests previous-gen Ryzen 9 — chip hits Geekbench with three Zen 5 and five Zen 5c cores". Tom's Hardware. Archived from the original on July 7, 2024. Retrieved July 8, 2024.
  45. ^ a b Alcorn, Paul (June 3, 2024). "AMD announces 3nm EPYC Turin with 192 cores and 384 threads — 5.4X faster than Intel Xeon in AI work, launches second half of 2024". Tom's Hardware. Retrieved June 3, 2024.
  46. ^ Smith, Ryan (June 9, 2022). "AMD Zen Architecture Roadmap: Zen 5 in 2024 With All-New Microarchitecture". AnandTech. Retrieved December 11, 2022.
Retrieved from "https://en.wikipedia.org/w/index.php?title=Zen_5&oldid=1254697445"