CERN Accelerating science

Article
Report number arXiv:1809.00225
Title FATALIC: A novel CMOS front-end readout ASIC for the ATLAS Tile Calorimeter
Author(s) Angelidakis, S. (Clermont-Ferrand U.) ; Barbe, W.M. (Clermont-Ferrand U.) ; Bonnefoy, R. (Clermont-Ferrand U.) ; Chanal, H. (Clermont-Ferrand U.) ; Fayard, C. (Clermont-Ferrand U.) ; Madar, R. (Clermont-Ferrand U.) ; Manen, S. (Clermont-Ferrand U.) ; Mercier, M.-L. (Clermont-Ferrand U.) ; Nibigira, E. (Clermont-Ferrand U.) ; Pallin, D. (Clermont-Ferrand U.) ; Pillet, N. (Clermont-Ferrand U.) ; Royer, L. (Clermont-Ferrand U.) ; Soulier, A. (Clermont-Ferrand U.) ; Vandaële, R. (Clermont-Ferrand U.) ; Vazeille, F. (Clermont-Ferrand U.)
Publication 2018-12-10
Imprint 2018-09-01
Number of pages 32
Note 32 pages
In: 10.1088/1748-0221/13/12/P12013
DOI 10.1088/1748-0221/13/12/P12013 (publication)
Subject category hep-ex ; Particle Physics - Experiment ; physics.ins-det ; Detectors and Experimental Techniques
Accelerator/Facility, Experiment CERN LHC ; ATLAS
Abstract The present article introduces a novel ASIC architecture, designed in the context of the ATLAS Tile Calorimeter upgrade program for the High-Luminosity phase of the Large Hadron Collider at CERN. The architecture is based on radiation-tolerant 130 nm Complementary Metal-Oxide-Semiconductor technology, embedding both analog and digital processing of detector signals. A detailed description of the ASIC is given in terms of motivation, design characteristics and simulated and measured performance. Experimental studies, based on 24 prototype units under real particle beam conditions are also presented in order to demonstrate the potential of the architecture as a reliable front-end readout electronic solution.
Copyright/License preprint: (License: arXiv nonexclusive-distrib 1.0)



Corresponding record in: Inspire


 Записът е създаден на 2018-10-04, последна промяна на 2024-11-02


Пълен текст:
Сваляне на пълен текст
PDF