Sequential Circuits
Sequential Circuits
S R Q(n+1)
0 0 NOT VALID
0 1 1
1 0 0
1 1 HOLD
CLK J K Q(n+1)
0 X X Qn/HOLD
1 0 0 Qn/HOLD
1 0 1 0
1 1 0 1
1 1 1 Toggle
Characteristic table @JK Flip-Flop
Qn j k Q(n+1)
0 0 0 0
0 0 1 0
0 1 0 1
0 1 1 1
1 0 0 1
1 0 1 0
1 1 0 1
1 1 1 0
Q(n+1) K-Map
JK 00 01 11 10
Qn
0 0 0 1 1
Characteristic equation
1 1 0 0 1
Q(n+1)= Qn J + Qn k
Excitation table @JK
Flip-Flop
Qn Q(n+1) J K
0 0 0 X
0 1 1 X
1 0 X 1
1 1 X 0
Excitation equation
J = Q(n+1) K= Q(n+1)
D Flip-Flop using NAND gate
D Flip-Flop also called as Delay Flip-Flop or Data Flip-Flip, provides same
output as given input in next Q(n+1) state.
Logic table @D-
Flip Flop
CLK D Q(n+1)
0 X Qn
1 0 0
1 1 1
Excitation equation
T = Qn + Q(n+1)