0% found this document useful (0 votes)
21 views4 pages

An Optimize Configuration of H-Bridge Multilevel Inverter

An Optimize Configuration of H-Bridge Multilevel Inverter base paper
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
21 views4 pages

An Optimize Configuration of H-Bridge Multilevel Inverter

An Optimize Configuration of H-Bridge Multilevel Inverter base paper
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 4

2021 1st International Conference on Power Electronics and Energy (ICPEE-2021)

An Optimize Configuration of H-Bridge Multilevel


Inverter
Sushree Smrutimayee Barah Sasmita Behera
Department of Electrical Engineering Department of Electrical and Electronics Engineering
Veer Surendra Sai University of Technology, Burla Veer Surendra Sai University of Technology, Burla
Sambalpur, India Sambalpur, India
[email protected] [email protected]

Abstract— A traditional H-bridge inverter requires a research of inverters [3] [4]. Baker and Banister [5]
minimum of four controllable switches and this multiplies with pioneered the series H-bridge inverter. The demerits of DC
the levels in the inverter output voltage goes up. This work and FC topologies, for instance, additional clamping diodes
represents an improved multilevel inverter with a reduced and capacitors are overcome by a proposed CHB inverter
number of switches. An improved structure using the sub-
[6]. It can give high output power from a medium-voltage
multilevel concept is proposed for a five-level inverter. This
source. Higher voltage can be generated using the lower
2021 1st International Conference on Power Electronics and Energy (ICPEE) | 978-1-7281-8774-7/21/$31.00 ©2021 IEEE | DOI: 10.1109/ICPEE50452.2021.9358533

modified H-bridge inverter uses the same level of an inverter


with a 25% reduction in the number of switches. This results in rating devices. The control of switches in this converter is
reduced switching losses, installation cost, and converter cost. simple and easy to construct. A survey on multilevel
Special care is taken to obtain an optimal number of switches. inverter configuration, control, and application, and an MLI
The proposed inverter is simulated for a five-level using with reduced number switches is described [6]. Because of
Matlab/Simulink with phase disposition pulse width its isolated dc sources, cascaded inverters are appropriate to
modulation (PDPWM) control for both resistive and resistive- interface photovoltaic generation to an ac grid for power
inductive load. A comparison between conventional and quality management [7]. They are suitable for regenerative-
modified H-bridge inverter is shown.
type motor drive applications, fuel cell-based electric
Keywords—cascaded H-Bridge Multilevel Inverter, five-level
vehicles. Potential applications include electric and hybrid
inverter, modified 5-level inverter, THD power trains. A review of MLI configuration was brought
by Pharne [8]. An MLI with a reduction in the number of
switches was described by Ebrahimi et al [9]. The topology
I. has multiple bridge inverters with a sub-multilevel concept.
INTRODUCTION Further development in MLI configuration’s design and
A two-level inverter has two different output voltages and implementation was proposed by Najafi [10], Nedumgatt
is the simplest one. But the ac output is rectangular with [11]. A CHB configuration with a reduction of switches
high total harmonic distortion (THD) whereas the load count is described by Ebrahimi et al. [12]. A survey of
needs sinusoidal voltage. Multilevel inverter (MLI), a step multilevel inverter configurations, control, applications was
ahead of the two-level inverter tends to reduce this effect. It made by Rodriguez et al. [13]. A CHB with regeneration
does so by using many low rated dc voltage sources as input capability and a smaller number of switches was dealt with
for the desired ac voltage output. So, in a multilevel by Lezana et al. [14]. In a similar context, Babaei [15]
inverter, the output voltage is stepped more than twice. As proposed CHB MLI for high-voltage applications.
the level increases in the multilevel inverter, the waveform Looking into the main advantages, owing to its modular
is smoother than the two-level inverter. MLI has two arrangement and absence of energy-storing elements like
classes; current source inverter and voltage source inverter. capacitor a CHB MLI is used in this study. A new method is
In the former, a short circuit in the circuit can cause a very proposed as a modified H-bridge inverter having similar
high fault current which will damage any other types of stepped output voltage using a smaller number of switches.
equipment connected to the circuit. Hence, multilevel This reduction in switches count will result in reducing
voltage source inverters are preferred [2]. There are four switching losses, converter cost, and installation cost.
types of MLI topologies; neutral point clamped (NPC), Section 2 embodies the conventional and modified CHB
diode clamped (DC), flying capacitor (FC), and cascaded H- structure for a 5-level inverter, followed by the modulation
bridge (CHB) multilevel inverter. Cascaded H-bridge technique in section 3 and the simulation results, and finally,
multilevel inverters have preferably low THD [1]. The some conclusions are drawn.
difference between several topologies of MLI lies in the
source of input voltage and the mechanism of switching. II. 5-LEVEL CHB CONFIGURATION
MLI is used in power intense and high voltage
applications. The industry demands additional solutions of A. Conventional CHB MLI
high dv/dt resulting in voltage doubling in motor output, Multilevel inverters are used in power conversion
compliance of % THD, high electromagnetic interference because of its output voltage and current have improved
(EMI) and high common-mode voltages which trigger waveforms. For K sources in a CHB MLI then the output
voltage will have m steps. The relations are
The authors acknowledge the Dept. of EE and EEE, VSSUT, Burla,
m=2K+1 (1)
and TEQIP-III, India for support and funding.
No of source/No of bridges (K)=(m-1)/2 (2)
978-1-7281-8774-7/21/$31.00 ©2021 IEEE

Authorized licensed use limited to: Carleton University. Downloaded on June 04,2021 at 16:01:24 UTC from IEEE Xplore.
No of switches(n)=(mX2)-2 (3)
(4)
Max voltage=KXVdc
Here,
m=no of output voltage level
K=no of bridges
N=no of switching device
Fig.1, shows the CHB MLI with individual units in

Fig. 2. Model of 5-level conventional CHB configuration

C. Modified Configuration
A new sub-multilevel inverter structure is illustrated
herewith that uses a reduced count of IGBTs. Fig. 3 depicts
its elementary configuration. It has a voltage source and two
switches in place of four switches of a bridge. Both the
switches cannot be on together at a time. If this happened

Fig. 1. Structure of cascaded H-bridge MLI

cascade that consist of separate dc sources (SDCS). From


each dc source, ac output voltage is generated that has three
steps +Vdc, 0, and –Vdc. Each H-bridge inverter consists of 4 switches
normally. Conduction of S1 and S4 gives out voltage +Vdc whereas
Fig. 3. Structure of sub-multilevel inverter
conduction of S3 and S2 gives out a voltage is –Vdc. When all the
switches in the unit conduct, the output voltage is zero. As the
output voltages are in series the MLI output aggregates the
cell outputs.
B. Conventional 5-level CHB Configuration
The 5-level CHB inverter has two cascaded H-bridge
units as illustrated in Fig. 2. As per (1)-(4), the cascaded 5-
level bridge inverter uses
Vo 2 separate dc sources =V and 8o2
o1+V
IGBTs. The output voltage is expressed as
(5)
Where Vo1 and Vo2 are the output voltages of the two units
respectively. In a 5-level configuration the number of steps
m is 5. The max voltage Vmax is 2Vdc if both the units have
TABLEsources
identical I. SWITCHING
of Vdc. TheSTATE
switching 5-LEVEL
table
FOR THE switches in the
for theCONVENTIONAL
CONFIGURATION [16]
H-bridge 5-level configuration in Table I.
Modes S1 S2 S3 S4 S5 S6 S7 S8
Fig. 4. Structure for generating full-cycle ac output voltages in
2Vdc on off off on on off off on sub- multilevel inverter
Vdc on off off on off off on on
0 off off off off off off off off then a short circuit occurs. These sub-multilevel inverters
-Vdc off on on off off off on on
-2Vdc
joined in succession form a cascaded sub-multilevel
off on on off off on on off

Authorized licensed use limited to: Carleton University. Downloaded on June 04,2021 at 16:01:24 UTC from IEEE Xplore.
inverter. The dc voltage sources associated with each sub-
multilevel inverter have the same value. This structure has
either zero and positive values of output. Fig. 4 shows the
configuration which has both +ve and -ve values in output
ac. This is because of the full-bridge topology added. S1, S2 are

switched on together and conduct for 0<t<T/2 and the output


voltage is Vo. At t=T/2 S1, S2 are gated off and S3, S4 conduct for

T/2<t<T and the output voltage is -Vo, where T is the time


period.
D. Modified 5-level CHB Configuration
The higher the voltage level, the no of switches required
is higher. So, switching losses, costs, and complexity also
increase. By using the modified multilevel inverter with less
no. of switches the efficiency of the system increases. Fig. 5
shows the modified 5-level cascaded multilevel inverter Fig. 6. Model of the PDPWM technique for 5-level cascaded inverter
which has 6 no. of IGBTs and 2 voltage sources. Here the
output voltage step at 2Vdc, Vdc, -2Vdc, -Vdc. Table II shows the on
This modulation imparts less THD for the line to line output
voltages.
and off period of the switches of the modified 5-level
inverter.
IV. SIMULATION RESULT
The conventional 5-level inverter and modified 5-level
inverter are chosen for comparison of performance in this
work. A 10 V dc power source is used along with a load
resistance 10 Ω and an inductance 100µH. Both
conventional and the modified topologies are simulated to
judge their performance with resistive (R) and resistive-
inductive (RL) load. With R load, the voltages are shown in

Fig. 5. Structure of modified 5-level inverter

TABLE II. SWITCHING STATE FOR THE MODIFIED 5-LEVEL


CONFIGURATION Fig. 7. Load voltage of conventional 5-level configuration
Modes S1 S2 S3 S4 S5 S6

2Vdc off on on off off on

Vdc on off on off off on


0 off off off off off off

-Vdc on off off on on off

-2Vdc off on off on on off

III. MODULATION TECHNIQUE


Fig. 8. Load voltage of modified 5-level configuration
The switches of the multilevel inverter start working
when they get a pulse. There are many techniques to
generate the gate pulse. In this work, the pulse width
modulation (PDPWM) technique is used. In this method, a
sine wave is compared with the triangular wave and then
produces the gate signal (Fig. 6). m-1 no. of the triangular
wave is required (where m is the no of output voltage level).
This method reduces unwanted harmonics from the output
voltage. Fig. 9. Load current of conventional 5-level configuration

Authorized licensed use limited to: Carleton University. Downloaded on June 04,2021 at 16:01:24 UTC from IEEE Xplore.
Research in Electrical, Electronics and Instrumentation
Engineering. 2016 Feb;5(2), pp. 681-686.

2 E. Babaei, S. Laali, and Z. Bayat, “A single-phase cascaded


multilevel inverter based on a new basic unit with reduced
number of power switches,” IEEE Transactions on industrial
electronics. 2014 Jul 8;62(2), pp. 922-929.

3 J. Rodriguez, J. S. Lai, and F. Z. Peng, “Multilevel inverters:


Fig. 10. Load current of modified 5-level configuration a survey of topologies, controls, and applications,” IEEE
Transactions on industrial electronics. 2002 Nov 7;49(4), pp. 724-
738.
Fig. 7 and Fig. 8 and the currents are shown in Fig. 9 and
Fig. 10. Matlab/ Simulink was used to analyze output
waveforms.
4 M. D. Manjrekar and T. A. Lipo, “A hybrid multilevel
inverter topology for drive applications,” In IEEE APEC'98
Thirteenth Annual Applied Power Electronics Conference and
TABLE III. COMPARISON BETWEEN Exposition, Vol. 2, 1998 Feb 15, pp. 523-529.
CONVENTIONAL AND OPTIMIZED5-LEVEL CHB MLI
CONFIGURATIONS 5 R. H. Baker and L. H. Bannister, “Electric power converter,” U.S.
Parameters Conventional Modified Patent 3 867 643, 1975.
No. of voltage source
No. of switches
2
8
2
6 6 M. Derakhshanfar, “Analysis of different topologies of
multilevel inverters,” Master of Science Thesis submitted to
TABLE IV. COMPARISON OF THD ANALYSIS BETWEEN Department of Energy and Environment, CHALMERS
CONVENTIONAL AND OPTIMIZED 5-LEVEL CHB MLI CONFIGURATIONS UNIVERSITY OF TECHNOLOGY, Sweden. 2010.
7 Y. Wang, Y. Li, Y. Cao, Y. Tan, L. He, and J. Han, “Hybrid
THD (%) Conventional Modified AC/DC microgrid architecture with comprehensive control strategy
for energy management of smart building,” International Journal of
R load RL load R load RL load Electrical Power & Energy Systems. 2018 Oct 1;101, pp. 151-161.
voltage 23.14 23.51 17.66 17.63
current 23.14 22.94 17.66 17.62 8 I. D. Pharne and Y. N. Bhosale, “A review on multilevel
inverter topology,” In IEEE International Conference on Power,
Simulation results presented in table IV for 5-level CHB 10EnergyE.andNajafi
Control (ICPEC) 2013 Feb 6, pp. 700-703.
and A. H. Yatim, “Design and implementation of a
MLI show that the modified configuration uses a lesser
number of switches than the conventional H-bridge
9 Electronics.
new multilevel inverter topology,” IEEE Transactions on Industrial
J. Ebrahimi, E. Babaei, and G.B. Gharehpetian, “A new
2011 Nov 18;59(11):4148-4154.
topology of cascaded multilevel converters with reduced number
configuration and has similar performance for different
types of load. 11 ofon Power
components for high-voltage applications,” IEEE Transactions
J. J. Nedumgatt, D. V. Kumar, A. Kirubakaran, and S. A.
Electronics. 2011 Apr 29;26(11), pp. 3109-3118.
Umashankar, “multilevel inverter with reduced number of
V. CONCLUSION switches,” In 2012 IEEE Students' Conference on Electrical,
Electronics and Computer Science 2012 Mar 1, pp. 1-4.
An improved structure using the sub-multilevel concept 12 J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, “A new multilevel
is proposed for a 5-level inverter. This modified H-bridge converter topology with reduced number of power electronic
inverter uses the same level of an inverter with a 25% components,” IEEE Transactions on Industrial Electronics. 2011
May 5;59(2), pp. 655-667.
smaller count of switches. This subsides the cost, switching
13 J. Rodriguez, J. S. Lai, and F. Z. Peng, “Multilevel inverters: a
losses, and electromagnetic interference. However, the survey of topologies, controls, and applications,” IEEE
higher level of modified topology can significantly reduce Transactions on industrial electronics. 2002 Nov 7;49(4), pp. 724-
the harmonics with a considerable saving of component cost 38.
and improvement of reliability in comparison to
conventional CHB MLI. The optimized topology of the 14 P. Lezana, J. Rodríguez, and D. A. Oyarzún, “Cascaded
multilevel inverter with regeneration capability and reduced
CHB MLI can be a good option in standalone single-phase number of switches,” IEEE Transactions on Industrial Electronics.
PV power applications. 2008 Mar 3;55(3), pp. 1059-1066.

REFERENCES 15 E. Babaei and S. H. Hosseini, “New cascaded multilevel


[1] P. A. Arbune and A. Gaikwad, “Comparative Study of Three level inverter topology with minimum number of switches Energy
and five level Inverter,” International Journal of Advanced Conversion and Management”, 2009 Nov 1;50(11), pp. 2761-2767.

16 B. Sirisha and P. S. Kumar, “A simplified space vector PWM


for cascaded H-Bridge inverter including over modulation
operation,” In2016 IEEE Annual India Conference (INDICON)
2016 Dec 16 (pp. 1-6). IEEE.

Authorized licensed use limited to: Carleton University. Downloaded on June 04,2021 at 16:01:24 UTC from IEEE Xplore.

You might also like