Scribd Logo
Upload

Welcome to Scribd!

  • 0 views

    Antenna EM Latchup

    Uploaded by

    bhalekar8962

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd

    Antenna EM Latchup

    Uploaded by

    bhalekar8962
    0 views13 pages

    Copyright

    © © All Rights Reserved

    Available Formats

    PPTX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd
    Download as pptx, pdf, or txt
    0 views13 pages

    Antenna EM Latchup

    Uploaded by

    bhalekar8962

    Copyright:

    © All Rights Reserved
    Download as PPTX, PDF, TXT or read online from Scribd
    Download as pptx, pdf, or txt
    of 13

    Antenna, Electro Migration, Latch up

    Antenna Effect :
    • The antenna effect occurs mainly due to the excessive accumulation of charges on a metal interconnect
    connected to the gate of transistors during the plasma etching of the metal interconnect.
    • The amount of accumulated charge depends on the area of the metal interconnect connected to the
    gate.
    • The excessive accumulated charges get discharged through the thin gate oxide and it causes permanent
    damage to the gate oxide.
    Antenna Rule :
    Antenna ratio is the ratio of the metal area connected to the gate to the total area of the gate.

    Antenna area / Gate area < Maximum antenna ratio.


    Fixes for antenna :
    Jumper insertion and metal hoping :
    • Antenna Diode :

    • Floating Gate Attachment :


    EM : Electro-migration
    Electromigration refer to the phenomenon of movement of metal atoms due to the momentum transfer
    from conducting electrons to metal atoms.

    Reason of EM:
    High Current Density (J) : I/A
    How is it done
    • Semiconductor fabrication companies provide guidelines for the maximum value of current allowed
    through a metal wire/via at a particular temperature. This maximum allowed current is called
    Electromigration limit. It is defined in the Technology file or Design Rule Check (DRC) book provided by
    the fabrication company.
    • Interconnects in the design are analyzed for their AC current carrying capacity and is compared with
    the maximum value of current limit specified by the foundry. If it exceeds, we see an electromigration
    violation.
    • The interconnects are tested under stress at extreme PVT conditions to predict the life expectancy of
    the design under real conditions.
    EM failure mechanism :
    • Timing failure :
    • narrowing the wire will increase wire resistance, which may cause a timing failure if a signal no longer
    propagate within the clock period.

    • Function Failure :
    • Electromigration will continue until the wire completely breaks, allowing no further current flow and resulting
    in functional failure.

    Fixing Method
    • Increase wire width:
    • By increasing the width of the violated net. Increase in metal width results in lower current density which fixes
    EM violations.

    • By downsizing the driver cell:


    • Bigger the size of a cell, higher is its charge storing capacity. By downsizing a driver cell of violating net, the
    current density can be controlled and fix the EM violation.
    • Do not route long metal layer
    • Insert the buffer if wire length is two long
    • Use more vias
    • Avoid jogs in metal
    • If we don’t have space to increase the width, then add parallel metal.
    • We can also use higher metal because from lower to higher current carrying capability also increase.
    Latch up
    What is Latch up
    • Phenomenon occurs with BICMOS and CMOS circuits.
    • Generation of a low impedance path between VDD supply and the ground
    NPN Transistor
    • Emitter : drain/source of the N-channel Mosfet
    • Base –p substrate
    • Collector – N well in which the complementary P-channel mosfet is located.

    PNP transistor
    • Emitter-drain/source of the P channel Mosfet
    • Base- N well in which the complementary P-channel Mosfet is located.
    • Collector – p substrate

    • Thyristor/SCR/PNPN diode
    • Anode- drain/source of the p channel mosfet
    • Cathode : drain/source of the N-channel mosfet
    • Gate –p substrate
    • Solution :
    • Surrounding PMOS and NMOS transistors with an insulating oxide layer (trench). This breaks parasitic
    SCR structure.
    • Latchup Protection Technology circuitry which shuts off the device when latchup is detected.
    THANK YOU

    You might also like