Scribd
Upload
120 views21 pages

Chapter-4: Cache Memory...

This document discusses cache memory and memory hierarchy. It describes the characteristics of different memory types including location, capacity, unit of transfer, access methods, and physical type. It then discusses the memory hierarchy from registers to main memory to external memory. It provides details on different memory technologies including semiconductor RAM, magnetic disk and tape, and optical CD and DVD. It focuses on the operation and differences between dynamic RAM, static RAM, and read-only memory.

Uploaded by

Ali Abdulrahim Zakho
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
120 views21 pages

Chapter-4: Cache Memory...

This document discusses cache memory and memory hierarchy. It describes the characteristics of different memory types including location, capacity, unit of transfer, access methods, and physical type. It then discusses the memory hierarchy from registers to main memory to external memory. It provides details on different memory technologies including semiconductor RAM, magnetic disk and tape, and optical CD and DVD. It focuses on the operation and differences between dynamic RAM, static RAM, and read-only memory.

Uploaded by

Ali Abdulrahim Zakho
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
You are on page 1/ 21

William Stallings Computer Organization and Architecture 7th Edition Chapter 4 Cache Memory

Name: Ali Abdulrahim Ismail

Characteristics Location Capacity Unit of transfer Access method Performance Physical type

Location CPU Internal External

Unit of Transfer Internal


Usually governed by data bus width

External
Usually a block which is much larger than a word

Access Methods (1) Sequential


Start at the beginning and read through in order Access time depends on location of data and previous location e.g. tape

Direct
Individual blocks have unique address Access is by jumping to vicinity plus sequential search Access time depends on location and previous location e.g. disk

Access Methods (2) Random


Individual addresses identify locations exactly e.g. RAM

Memory Hierarchy Registers


In CPU

Internal or Main memory


May include one or more levels of cache RAM

External memory
- Off line storage

Memory Hierarchy - Diagram

Performance Access time


Time between presenting the address and getting the valid data

Memory Cycle time


Time may be required for the memory to recover before next access

Transfer Rate
Rate at which data can be moved Tn =Ta + N/R Tn = Average time read or write N bits Ta = Average access time N = Number of bits R = Transfer rate, in bits per second (bps )

Physical Types Semiconductor


RAM

Magnetic
Disk & Tape

Optical
CD & DVD

Semiconductor Memory RAM


Misnamed as all semiconductor memory is random access Read/Write Volatile Temporary storage Static or dynamic

Memory Cell Operation

Dynamic RAM Structure

Dynamic RAM Bits stored as charge in capacitors Charges leak Need refreshing even when powered Simpler construction Smaller per bit Less expensive Need refresh circuits Slower Main memory Essentially analogue
Level of charge determines value

DRAM Operation
Address line active when bit read or written
Transistor switch closed (current flows)

Write
Voltage to bit line
High for 1 low for 0

Then signal address line


Transfers charge to capacitor

Read
Address line selected
transistor turns on

Charge from capacitor fed via bit line to sense amplifier


Compares with reference value to determine 0 or 1

Capacitor charge must be restored

Static RAM Bits stored as on/off switches No charges to leak No refreshing needed when powered More complex construction Larger per bit More expensive Does not need refresh circuits Faster Cache Digital
Uses flip-flops

Stating RAM Structure

Static RAM Operation Transistor arrangement gives stable logic state State 1
C1 high, C2 low T1 T4 off, T2 T3 on

State 0
C2 high, C1 low T2 T3 off, T1 T4 on

Address line transistors T5 T6 is switch Write apply value to B & compliment to B Read value is on line B

SRAM v DRAM Both volatile


Power needed to preserve data

Dynamic cell
Simpler to build, smaller Less expensive Needs refresh Larger memory units

Static
Faster Cache

Read Only Memory (ROM) Permanent storage


Nonvolatile

Microprogramming (see later) Library subroutines Systems programs (BIOS) Function tables

Types of ROM Written during manufacture


Very expensive for small runs

Programmable (once)
PROM Needs special equipment to program

Read mostly
Erasable Programmable (EPROM)
Erased by UV

Electrically Erasable (EEPROM)


Takes much longer to write than read

Flash memory
Erase whole memory electrically

You might also like