Scribd
Upload
18 views36 pages

BiD 08

Uploaded by

mehmet
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
18 views36 pages

BiD 08

Uploaded by

mehmet
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
You are on page 1/ 36

Addressing Modes and Formats

Nizamettin AYDIN
[email protected]
http://www.yildiz.edu.tr/~naydin
Addressing Modes

• Immediate
• Direct
• Indirect
• Register
• Register Indirect
• Displacement (Indexed)
• Stack
Immediate Addressing

• Operand is part of instruction


• Operand = address field
• e.g. ADD 5
—Add 5 to contents of accumulator
—Here 5 is operand
• No memory reference to fetch data
• Fast
• Limited range
Instruction
Opcode Operand
Direct Addressing
• Address field contains address of operand
• Effective address (EA) = address field (A)
• e.g. ADD A
—Add contents of cell A to accumulator
—Look in memory at address A for operand
• Single memory reference to access data
• No additional calculations to work out
effective address
• Limited address space
Direct Addressing Diagram

Instruction
Opcode Address A
Memory

Operand
Indirect Addressing (1)
• Memory cell pointed to by address field contains
the address of (pointer to) the operand
• EA = (A)
— Look in A, find address (A) and look there for operand
• e.g. ADD (A)
— Add contents of cell pointed to by contents of A to
accumulator
• Large address space
• 2n where n = word length
• May be nested, multilevel, cascaded
— e.g. EA = (((A)))
• Multiple memory accesses to find operand
• Hence slower
Indirect Addressing Diagram

Instruction
Opcode Address A
Memory

Pointer to operand

Operand
Register Addressing (1)
• Operand is held in register named in address
field
• EA = R
• Limited number of registers
• Very small address field needed
— Shorter instructions
— Faster instruction fetch
• No memory access
• Very fast execution
• Very limited address space
• Multiple registers helps performance
— Requires good assembly programming or compiler
writing
Register Addressing Diagram

Instruction
Opcode Register Address R
Registers

Operand
Register Indirect Addressing

• Operand is held in memory cell pointed to


by contents of register R named in
address field
• EA = (R)
• Large address space (2n)
• One fewer memory access than indirect
addressing
Register Indirect Addressing Diagram

Instruction
Opcode Register Address R
Memory

Register
s

Pointer to Operand Operand


Displacement Addressing

• EA = A + (R)
• Address field hold two values
—A = base value
—R = register that holds displacement
—or vice versa
Displacement Addressing Diagram

Instruction
Opcode Register R Address A
Memory

Register
s

Pointer to Operand + Operand


Relative Addressing

• A version of displacement addressing


• R = Program counter (PC)
• EA = A + (PC)
• i.e. get operand from A cells from current
location pointed to by PC
Base-Register Addressing

• A holds displacement
• R holds pointer to base address
• R may be explicit or implicit
• e.g. segment registers in 80x86
Indexed Addressing

• A = base
• R = displacement
• EA = A + R
• Good for accessing arrays
—EA = A + R
—R++
Combinations

• Postindex
• EA = (A) + (R)

• Preindex
• EA = (A+(R))
Stack Addressing

• Operand is (implicitly) on top of stack


• e.g.
—ADD Pop top two items from stack
and add
Summary of basic addressing modes
Pentium Addressing Modes
• Virtual or effective address is offset into segment
— Starting address plus offset gives linear address
— This goes through page translation if paging enabled
• 12 addressing modes available
— Immediate
— Register operand
— Displacement
— Base
— Base with displacement
— Scaled index with displacement
— Base with index and displacement
— Base scaled index with displacement
— Relative
Pentium addressing modes
Pentium Addressing Mode Calculation
PowerPC Addressing Modes
• Load/store architecture
— Indirect
– Instruction includes 16 bit displacement to be added to
base register (may be GP register)
– Can replace base register content with new address
— Indirect indexed
– Instruction references base register and index register
(both may be GP)
– EA is sum of contents
• Branch address
— Absolute
— Relative
— Indirect
• Arithmetic
— Operands in registers or part of instruction
— Floating point is register only
Power PC addressing modes
PowerPC Memory Operand
Addressing Modes
Instruction Formats

• Layout of bits in an instruction


• Includes opcode
• Includes (implicit or explicit) operand(s)
• Usually more than one instruction format
in an instruction set
Instruction Length

• Affected by and affects:


—Memory size
—Memory organization
—Bus structure
—CPU complexity
—CPU speed

• Trade off between powerful instruction


repertoire and saving space
Allocation of Bits

• Number of addressing modes


• Number of operands
• Register versus memory
• Number of register sets
• Address range
• Address granularity
PDP-8 Instruction Format
PDP-10 Instruction Format
PDP-11 Instruction Format
VAX Instruction Examples
Pentium Instruction Format
PowerPC Instruction Formats (1)
PowerPC Instruction Formats (2)

You might also like