UNIT-1
8086 Microprocessor – Architecture
8086 Architecture: 8086 Architecture-Functional diagram, Register
Organization,Memory Segmentation, Programming Model, Memory
addresses,Physical Memory
Organization, Architecture of 8086, Signal descriptions of 8086,
interrupts of 8086.
Instruction Set and Assembly Language Programming of 8086:
Instruction formats,
Addressing modes, Instruction Set, Assembler Directives, Macros, and
Simple Programs
involving Logical, Branch and Call Instructions, Sorting, String
Manipulations.
August 31, 2024 1
Microprocess
or
Program controlled semiconductor device (IC)
which fetches (from memory), decodes and
executes instructions.
It is used as CPU (Central Processing Unit) in
computers.
A microprocessor is a processor which incorporates the functions of a CPU on a single
integrated circuit (IC).
August 31, 2024 2 2
Microprocess Fifth Generation
or Pentium
Fourth Generation
During 1980s
Low power version of HMOS technology
(HCMOS)
Third Generation 32 bit processors
During 1978 Physical memory space 224 bytes = 16 Mb
HMOS technology Faster speed, Virtual memory space 240 bytes = 1 Tb
Higher Floating point hardware
16 bit processors 40/ 48/ packing
64 pins Supports increased number of addressing
density
Easier to program modes
Dynamically relatable
programs
Processor has multiply/ divide arithmetic Intel 80386
hardware
More powerful interrupt
handling Second Generation
capabilitie During 1973
s Flexible I/O port NMOS technology Faster speed, Higher
addressing
Intel 8086 (16 bit processor) density, Compatible with TTL
4 / 8/ 16 bit processors 40 pins
First Generation Ability to address large memory spaces
Between 1971 – 1973 and I/O ports
PMOS technology, non compatible with Greater number of levels of subroutine
TTL nesting
4 bit processors Better interrupt handling capabilities
August 31, 2024 16 pins 3
8 and 16 bit processors 40 Intel 8085 (8 bit processor)
Overview
8086
Microprocess
Clock speed MHz toor10 MHz
It is 16-bit processor having 16-bit ALU, 16-bit registers, internal data bus, and 16-bit external data bus resulting in
faster processing
First 16- bit processor released
by INTEL in the year 1978
Originally HMOS, now manufactured
using HMOS III technique
Approximately 29, 000 transistors, 40
pin DIP, 5V supply
Does not have internal clock; external
asymmetric clock source with 33%
duty cycle
20-bit address to access memory can
address up to 220 = 1 megabytes
of memory space.
August 31, 2024 6 4
8086
Microprocess Pin diagram
or
August 31, 2024 5 5
August 31, 2024 6
August 31, 2024 7
Dedicated Adder to
generate 20
bit address
Execution Unit (EU)
Bus Interface Unit (BIU)
EU executes instructions that have already
been fetched by the BIU. BIU fetches instructions, reads data from memory and I/O
ports, writes data to memory and I/ O ports.
BIU August 31, 2024
and EU functions separately.
8
Registers in 8086
August 31, 2024 9
The number of address lines in 8086 is 20, 8086 BIU will send 20bit address, so as to access one
of the 1MB memory locations.
The four segment registers actually contain the upper 16 bits of the starting addresses of the four
memory segments of 64 KB each with which the 8086 is working at that instant of time. A
segment is a logical unit of memory that may be up to 64 kilobytes long.
Each segment is made up of contiguous memory locations.
It is an independent, separately addressable unit.
Starting address will always be changing. It will not be fixed.
Note that the 8086 does not work the whole 1MB memory at any given time. However, it works
only with four 64KB segments within the whole 1MB memory.
August 31, 2024 10
Segment registers:
• Code segment register (CS): is used for addressing memory location in the
code segment of the memory, where the executable program is stored.
• Data segment register (DS): points to the data segment of the memory where
the data is stored.
• Extra Segment Register (ES): also refers to a segment in the memory which is
another data segment in the memory.
• Stack Segment Register (SS): is used for addressing stack segment of the
memory. The stack segment is that segment of memory which is used to store
stack data.
August 31, 2024 11
August 31, 2024 12
8086
Microprocess Architecture Registers and Special Functions
or
Register Name of the Register Special Function
AX 16-bit Accumulator Stores the 16-bit results of arithmetic and
logic operations
AL 8-bit Accumulator Stores the 8-bit results of arithmetic and
logic operations
BX Base register Used to hold base value in base addressing
mode to access memory data
CX Count Register Used to hold the count value in SHIFT, ROTATE
and LOOP instructions
DX Data Register Used to hold data for multiplication and division
operations
SP Stack Pointer Used to hold the offset address of top
stack memory
BP Base Pointer Used to hold the base value in base
addressing using SS register to access data
from stack memory
SI Source Index Used to hold index value of source operand (data)
for string instructions
DI Data Index Used to hold the index value of
August 31, 2024 destination operand (data) for string 3 13
operations 9
8086
Microprocess Architecture
or
8086 registers
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
categorized
into 4 groups OF DF IF TF SF ZF AF PF CF
Sl.No. Type Register width Name of register
1 General purpose register 16 bit AX, BX, CX, DX
8 bit AL, AH, BL, BH, CL, CH, DL, DH
2 Pointer register 16 bit SP, BP
3 Index register 16 bit SI, DI
4 Instruction Pointer 16 bit IP
5 Segment register 16 bit CS, DS, SS, ES
6 Flag (PSW) 16 bit Flag register
August 31, 2024 3 14
8
8086
Architecture Bus Interface Unit (BIU)
Microprocess
or
Segment Instruction Pointer
Registers
16-bit
Always points to the next instruction to be executed
within the currently executing code segment.
So, this register contains the 16-bit offset address
pointing to the next instruction code within the 64Kb of
the code segment area.
Its content is automatically incremented as the execution
of the next instruction takes place.
August 31, 2024
15
8086
Microprocess Architecture Execution Unit (EU)
or Auxiliary Carry Flag
Carry Flag
Flag This is set, if there is a carry from the
This flag is set, when there is
lowest nibble, i.e, bit three during
Register addition, or borrow for the lowest a carry out of MSB in case of
nibble, i.e, bit three, during addition or a borrow in case
subtraction. of subtraction.
Sign Flag Zero Flag Parity Flag
This flag is set, when the This flag is set, if the result of This flag is set to 1, if the lower
result of any computation the computation or comparison byte of the result contains even
is negative performed by an instruction is number of 1’s ; for odd number
zero of 1’s set to zero.
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
OF DF IF TF SF ZF AF
PF CF
Tarp Flag
Over flow Flag If this flag is set, the processor
This flag is set, if an overflow occurs, i.e, if the result of a signed enters the single step execution
operation is large enough to accommodate in a destination
mode by generating internal
register. The result is of more than 7-bits in size in case of 8-bit
signed operation and more than 15-bits in size in case of 16-bit interrupts after the execution of
sign operations, then the overflow will be set. each instruction
Direction Flag Interrupt Flag
This is used by string manipulation instructions. If this flag bit
is ‘0’, the string is processed beginning from the lowest Causes the 8086 to recognize
address to the highest address, i.e., auto incrementing mode. external mask interrupts; clearing IF
Otherwise, the string is processed from the highest address disables these interrupts.
August 31, 2024 towards the lowest address, i.e., auto incrementing mode. 3 16
7
Flag registers
Status registers Control registers
• DF, IF, TF • CF, PF, AF,ZF,SF,OF
•
August 31, 2024 17
8086
Architecture Execution Unit (EU)
Microprocess
or
EU Accumulator Register (AX)
Registers
Consists of two 8-bit registers AL and AH, which can
be combined together and used as a 16-bit register AX.
AL in this case contains the low order byte of the
word, and AH contains the high-order byte.
The I/O instructions use the AX or AL for inputting /
outputting 16 or 8 bit data to or from an I/O port.
Multiplication and Division instructions also use the AX
or AL.
August 31, 2024
18
8086
Architecture Execution Unit (EU)
Microprocess
or
EU Base Register (BX)
Registers
Consists of two 8-bit registers BL and BH, which can
be combined together and used as a 16-bit register BX.
BL in this case contains the low-order byte of the
word, and BH contains the high-order byte.
This is the only general purpose register whose
contents can be used for addressing the 8086 memory.
All memory references utilizing this register content
for addressing use DS as the default segment register.
August 31, 2024
19
8086
Architecture Execution Unit (EU)
Microprocess
or
EU Counter Register (CX)
Registers
Consists of two 8-bit registers CL and CH, which can
be combined together and used as a 16-bit register CX.
When combined, CL register contains the low order byte
of the word, and CH contains the high-order byte.
Instructions such as SHIFT, ROTATE and LOOP use the
contents of CX as a counter.
Example:
The instruction LOOP START automatically decrements
CX by 1 without affecting flags and will check if [CX] =
0.
If it is zero, 8086 executes the next instruction;
otherwise the 8086 branches to the label START.
August 31, 2024
20
8086
Architecture Execution Unit (EU)
Microprocess
or
EU
Registers
August 31, 2024
21
8086
Architecture Execution Unit (EU)
Microprocess
or
EU Stack Pointer (SP) and Base Pointer (BP)
Registers
SP and BP are used to access data in the stack segment.
SP is used as an offset from the current SS during
execution of instructions that involve the stack segment in
the external memory.
SP contents are automatically updated (incremented/
decremented) due to execution of a POP or PUSH
instruction.
BP contains an offset address in the current SS, which is
used by instructions utilizing the based addressing mode.
August 31, 2024
22
8086
Architecture Execution Unit (EU)
Microprocess
or
EU Source Index (SI) and Destination Index (DI)
Registers
Used in indexed addressing.
Instructions that process data strings use the SI and DI
registers together with DS and ES respectively in order to
distinguish between the source and destination
addresses.
August 31, 2024
23
8086
Architecture Execution Unit (EU)
Microprocess
or
EU Source Index (SI) and Destination Index (DI)
Registers
Used in indexed addressing.
Instructions that process data strings use the SI and DI
registers together with DS and ES respectively in order to
distinguish between the source and destination
addresses.
August 31, 2024
24
8086 Pins and
Microprocess Common signals
or Signals
AD0-AD15 (Bidirectional)
Address/Data bus
Low order address bus; these are
multiplexed with data.
When AD lines are used to transmit
memory address the symbol A is used
instead of AD, for example A0-A15.
When data are transmitted over AD lines
the symbol D is used in place of AD, for
example D0-D7, D8-D15 or D0-D15.
A16/S3, A17/S4, A18/S5, A19/S6
High order address bus. These
are multiplexed with status signals
August 31, 2024 2 25
5
8086 Pins and Common signals
Microprocess
or Signals
BHE (Active Low)/S7 (Output)
Bus High Enable/Status
It is used to enable data onto the most
significant half of data bus, D8-D15. 8-bit
device connected to upper half of the
data bus use BHE (Active Low) signal. It
is multiplexed with status signal S7.
MN/ MX
MINIMUM / MAXIMUM
This pin signal indicates what mode
the processor is to operate in.
RD (Read) (Active Low)
The signal is used for read operation.
It is an output signal.
It is active when
August 31, 2024
low. 2 26
6
8086
Common signals
Microprocess
or
Pins and Signals
READY
This is the acknowledgement from the
slow device or memory that they have
completed the data transfer.
The signal made available by the devices
is synchronized by the 8284A clock
generator to provide ready input to the
8086.
August 31, 2024 The signal is active 10 27
8086 Pins and Common signals
Microprocess
or Signals
RESET (Input)
Causes the processor to
immediately terminate its present
activity.
The signal must be active HIGH for at
least four clock cycles.
CLK
The clock input provides the basic timing
for processor operation and bus control
activity. Its an asymmetric square wave
with 33% duty cycle.
INTR Interrupt Request
This is a triggered input. This is sampled
during the last clock cycles of each
instruction to determine the availability
of the request. If any interrupt request is
pending, the processor enters the
interrupt acknowledge cycle.
This signal is active high and
August 31, 2024 internally
synchronized. 11 28
8086
Microprocess
or
Pins and
Signals
Max
Pins
The 8086 microprocessor can work in two
modes of operations : Minimum mode and
Maximum mode.
In the minimum mode of operation
the microprocessor do not associate with
any
co-processors and can not be used
multiprocessor for systems.
In the maximum mode the 8086 can work
in multi-processor or co-processor
configuration.
Minimum or maximum mode operations
are decided by the pin MN/ MX(Active low).
When this pin is high 8086 operates in
minimum mode otherwise it operates in
Maximum mode.
August 31, 2024
29
8086
Microprocessor Pins and Minimum mode signals
Signals
(Data Transmit/ Receive) Output signal from the
processor to control the direction of data flow
through the data transceivers
(Data Enable) Output signal from the processor
used as out put enable for the transceivers
ALE (Address Latch Enable) Used to demultiplex the
address and data lines using external latches
Used to differentiate memory access and I/O
access. For memory reference instructions, it
is high. For IN and OUT instructions, it is low.
Write control signal; asserted low Whenever
processor writes data to memory or I/O port
(Interrupt Acknowledge) When the interrupt
request is accepted by the processor, the output
is low on this line.
August 31, 2024
30
8086
Minimum mode signals
Microprocess
or
Pins and Signals
HOLD Input signal to the processor form the bus masters
as a request to grant the control of the bus.
Usually used by the DMA controller to get
the control of the bus.
HLDA (Hold Acknowledge) Acknowledge signal by the
processor to the bus master requesting the
control of the bus through HOLD.
The acknowledge is asserted high, when
the processor accepts HOLD.
August 31, 2024
31
8086
Maximum mode signals
Microprocess
or
Pins and Signals
Status signals; used by the 8086 bus controller to
generate bus timing and control signals. These
are decoded as shown.
August 31, 2024
32
8086
Maximum mode signals
Microprocess
or
Pins and Signals
(Queue Status) The processor provides the status
of queue in these lines.
The queue status can be used by external device
to track the internal status of the queue in 8086.
The output on QS0 and QS1 can be interpreted as
shown in the table.
August 31, 2024
33
8086 Pins and Maximum mode signals
Microprocess
or Signals
August 31, 2024
34
