Scribd
Upload
19 views6 pages

Interrupts of 8085

Interrupt

Uploaded by

Nandu
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
19 views6 pages

Interrupts of 8085

Interrupt

Uploaded by

Nandu
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
You are on page 1/ 6

Interrupts in 8085

MICROPROCESSORS(TCS403)
BY
Hemant Singh Pokhariya
A.P. CSE dept.
Graphic Era Deemed To Be University
Dehradun
Interrupts
• When microprocessor receives any interrupt
signal from peripheral(s) which are requesting
its services, it stops its current execution and
program control is transferred to a sub-routine
by generating CALL signal and after executing
sub-routine by generating RET signal again
program control is transferred to main program
from where it had stopped.
• When microprocessor receives interrupt
signals, it sends an acknowledgement (INTA’) to
the peripheral which is requesting for its
service.
Different Types of Interrupts
• Hardware and Software Interrupts –
When microprocessors receive interrupt signals through pins (hardware) of
microprocessor, they are known as Hardware Interrupts.
VECTOR
There are 5 Hardware Interrupts and INTERRUPT
ADDRESS
these are INTR, RST 7.5, RST 6.5, RST 5.5, TRAP
RST 0 00 H
Software Interrupts are those
RST 1 08 H
which are inserted in between
the program which means these RST 2 10 H

are mnemonics of microprocessor. RST 3 18 H


There are 8 software interrupts. They are
RST 4 20 H
RST 0, RST 1, RST 2, RST 3, RST 4,
RST 5 28 H
RST 5, RST 6, RST 7.
Vector Addresses are calculated by the formula 8 * TYPE RST 6 30 H

RST 7 38 H
Vectored and Non-Vectored Interrupts

Vectored Interrupts are those which have fixed vector address


(starting address of sub-routine) and after executing these, program
control is transferred to that address.
Non-Vectored Interrupts are those
INTERRUPT VECTOR ADDRESS
in which vector address is not
TRAP (RST 4.5) 24 H
predefined. The interrupting device
RST 5.5 2C H
gives the address of sub-routine
for these interrupts. INTR is the RST 6.5 34 H

only non-vectored interrupt in RST 7.5 3C H

8085 microprocessor.
Maskable and Non-Maskable Interrupts

• Maskable Interrupts are those which can be disabled or


ignored by the microprocessor. These interrupts are either
edge-triggered or level-triggered, so they can be disabled.
INTR, RST 7.5, RST 6.5, RST 5.5 are maskable interrupts in
8085 microprocessor.
• Non-Maskable Interrupts are those which cannot be disabled
or ignored by microprocessor. TRAP is a non-maskable
interrupt. It consists of both level as well as edge triggering
and is used in critical power failure conditions.
Priority of Interrupts
When microprocessor receives multiple interrupt requests
simultaneously, it will execute the interrupt service request (ISR)
according to the priority of the interrupts.
INTERRUPT Priority

TRAP Highest

RST 5.5 2nd highest

RST 6.5 2nd lowest

RST 7.5 lowest

You might also like