Digital Logic

Design
Lecture - 5
COMBINATIONAL
CIRCUITS
Page 262, 11th E
2
 Chapter -

Combinational Logic 5

Analysis
• Basic Logic Circuits
– AND-OR Logic
• AND-OR logic produces an SOP
expression.

Equivalent POS
expression?
3
Implementing Combinational
Logic
•For every Boolean expression there is a logic circuit,
and for every logic circuit there a
is expression. Boolean
– From a Boolean Expression to a Logic
Circuit
X = AB + CDE

4
 Summary
NAND Logic

Recall from Boolean algebra that double inversion cancels.

By adding inverting bubbles to below circuit, it is easily
converted to NAND gates:

A
C X= AC + AB
A
B Negative-OR = NAND

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
 Summary
Combinational Logic Circuits
When the output of a SOP form is inverted, the circuit is
called an AND-OR-Invert circuit. The AOI configuration
lends itself to product-of-sums (POS) implementation.
An example of an AOI implementation is shown. The output
expression can be changed to a POS expression by applying
DeMorgan’s theorem twice.
A
B ABC
C X = ABC + DE X = ABC + DE AOI

D X = (ABC)(DE) DeMorgan
E DE X = (A + B + C)(D + E) POS

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
 Combinational Logic
Analysis
• Basic Logic Circuits
– AND-OR-Invert Logic
• If AND-OR logic produces an SOP expression. Its
invert,
i.e. the AND-OR-Invert logic can produce a POS
expression.

7
 Summary
NOR Logic
Alternatively, DeMorgan’s theorem can be written as
A + B = A B. By using equivalent symbols, it is simpler
to read the logic of POS forms. For example,
A
B X = (A + B)(A + C)
A
C Negative-AND = NOR

Again, the logic is easy to read if you cancel the two

connected bubbles on a line.

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
Implementing Combinational
Logic
•Minimize this combinational logic circuit, using K-
Map

9
Implementing Combinational
Logic
•Minimize this combinational logic circuit, using K-
Map

10
Implementing Combinational
Logic
•For every Boolean expression there is a logic circuit,
and for every logic circuit is a
there expression. Boolean
– From a Truth Table to a Logic Circuit

11
Implementing Combinational
Logic
•Combinational Logic Using Universal
Gates
– Implementing by NAND and NOR Logics

AND-OR NAND
Logic Logic
Expression simplification using
BOOLEAN rules and K-MAP
methods

12
 LED (Light Emitting Diode)

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
 Seven Segment LED

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
 Seven Segment LED

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
 BCD Decoder/Driver
The a-g
Another useful decoder is the 74LS47. This is a BCD-to- outputs
seven segment display with active LOW outputs. are
VCC designed
(16) for much
BCD/7-
seg BI/RBO
(4) higher
BI/RBO
(7) a
(13) current
1 (12)
(1)
2
b
(11)
than most
BCD c
inputs
(2)
4
d
(10)
Output
s to
devices
(6)
8
e
(9) seven (hence the
(3) (15) segme
LT
(5)
LT f
(14) nt word
RBI RBI g device
driver in
(8)
74LS4 the
7
GND name).

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
 Seven Segment LED

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
 BCD Decoder/Driver

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
 BCD Decoder/Driver

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
 BCD Decoder/Driver

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
 Summary

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
 BCD Decoder/Driver Summary

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
 BCD Decoder/Driver

Here the 7447A is an connected to an LED seven segment

display. Notice the current limiting resistors, required to
prevent overdriving the LED display.
+5.0 V
1.0 kW
+5.0 V
74LS47 16
R's = MAN72
BCD/7-seg
3 VCC 330 W 3, 9, 14
LT a 13 1 a
4
BI/RBO b 12 13 b
5 11 10
RBI c c
6 A 10 8
d d
2 B e 9 7 e
BCD
input 1 C f 15 2 f
g 14 11 g
7
D
GND
8

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
 BCD Decoder/Driver

The 74LS47 features leading zero suppression, which

blanks unnecessary leading zeros but keeps significant
zeros as illustrated here. The BI/RBO output is connected
to the RBI input of the next decoder.
0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0

RBI LT 8 4 2 1 RBI LT 8 4 2 1 RBI LT 8 4 2 1 RBI LT 8 4 2 1

74LS47 74LS47 74LS47 74LS47

g f e d c b a BI/RBO g f e d c b a BI/RBO g f e d c b a BI/RBO g f e d c b a BI/RBO

Blanked Blanked Depending on the display type, current

limiting resistors may be required.

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
 Summary
BCD Decoder/Driver
Trailing zero suppression blanks unnecessary trailing
zeros to the right of the decimal point as illustrated here.
The RBI input is connected to the BI/RBO output of the
following decoder.
0 1 0 1 0 1 1 1 0 0 0 0 0 0 0 0

RBI LT 8 4 2 1 RBI LT 8 4 2 1 RBI LT 8 4 2 1 RBI LT 8 4 2 1

74LS47 74LS47 74LS47 74LS47

g f e d c b a BI/RBO g f e d c b a BI/RBO g f e d c b a BI/RBO g f e d c b a BI/RBO

1 0 0

Decimal Blanked Blanked

point

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
 •Let’s solve some more examples of
Combinational Logic Circuits.

•Last one was?

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
 Example 1
• Design a logic circuit with four input variables (W, X,Y&Z). The
output of the circuit will be “High” only if it’s any two or more than
two of inputs are high.

• Steps: Truth Table, SOP/POS simplification, Equation, Circuit.

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
 Example 2
• Design a Hexadecimal to 7-Segment Decoder which displays 0, 1,
2, 3, 4, 5, 6, 7, 8, 9, A, b, C, d, E & F.

• Steps: Truth Table, POS simplification for seven outputs, Equation,

Circuit.

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
 Example 3
• The bit combinations assigned to the BCD and excess-3 codes are
listed in following table.
• Don’t Care condition will be applicable on 10 to 15 input numbers.
• Steps needed. Truth Table for four variables, SOP simplification
through K map, Equation and diagram

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
 Example 4
• A committee of three individuals decide issues for an organization.
Each individual votes either yes or no for each proposal that arises.
A proposal is passed if it receives at least two yes votes. Design a
circuit that determines whether a proposal passes.

• Steps needed: Truth Table for three variables, SOP simplification

through K map, Equation and circuit

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
 Think some more?
• 2’s Complement?
• Table of 2 or any other number?
• Any more ideas from your side???

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
 Functions of
Combinational
• Logic
Applications of Combinational
Logic

DLD by Dr. Muhammad Taha 32

Jilani