Scribd
Upload
65 views22 pages

Sequential Logic

Uploaded by

temesgenbekele371
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
65 views22 pages

Sequential Logic

Uploaded by

temesgenbekele371
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
You are on page 1/ 22

Chapter 4

Sequential Logic
Latches & Flip-flops
Sequential Logic
Latches & Flip-flops
 Introduction
 Memory Elements
 Pulse-Triggered Latch
 S-R Latch
 Gated S-R Latch
 Gated D Latch
 Edge-Triggered Flip-flops
 S-R Flip-flop
 D Flip-flop
 J-K Flip-flop
 T Flip-flop
 Asynchronous Inputs
Introduction
 A sequential circuit consists of a feedback
path, and employs some memory elements.
Combinational
outputs Memory outputs

Combinational Memory
logic elements

External inputs

Sequential circuit = Combinational logic + Memory Elements


Introduction
 There are two types of sequential circuits:
 synchronous: outputs change only at specific time
 asynchronous: outputs change at any time
 Multivibrator: a class of sequential circuits. They
can be:
 bistable (2 stable states)
 monostable or one-shot (1 stable state)
 astable (no stable state)
 Bistable logic devices: latches and flip-flops.
 Latches and flip-flops differ in the method used
for changing their state.
Memory Elements
 Memory element: a device which can remember
value indefinitely, or change value on command
from its inputs.

Memory Q
command element stored value

 Characteristic table:
Command Q(t) Q(t+1)
(at time t) Q(t): current state
Set X 1
Q(t+1) or Q+: next state
Reset X 0
Memorise / 0 0
No Change 1 1
Memory Elements
 Memory element with clock. Flip-flops are memory
elements that change state on clock signals.
Memory Q
command element stored value

clock

 Clock is usually Positive


a square pulseswave.

Positive edges Negative edges


Memory Elements
 Two types of triggering/activation:
 pulse-triggered
 edge-triggered
 Pulse-triggered
 latches
 ON = 1, OFF = 0
 Edge-triggered
 flip-flops
 positive edge-triggered (ON = from 0 to 1; OFF =
other time)
 negative edge-triggered (ON = from 1 to 0; OFF =
other time)
S-R Latch
 Complementary outputs: Q and Q'.
 When Q is HIGH, the latch is in SET state.
 When Q is LOW, the latch is in RESET state.
 For active-HIGH input S-R latch (also known as NOR
gate latch),
R=HIGH (and S=LOW)  RESET state
S=HIGH (and R=LOW)  SET state
both inputs LOW  no change
both inputs HIGH  Q and Q' both LOW (invalid)!
S-R Latch
 Characteristics table for active-high input
S-R latch: S Q
S R Q Q'
0 0 NC NC No change. Latch R Q'
remained in present state.
1 0 1 0 Latch SET.
0 1 0 1 Latch RESET.
1 1 0 0 Invalid condition.
S-R Latch
 Active-HIGH input S-R latch
10 100 R S R Q Q'
Q 11000 1 0 1 0 initial
0 0 1 0 (afer S=1, R=0)
0 1 0 1
Q' 0 0 1 1 0 0 0 0 1 (after S=0, R=1)
10 001 S
1 1 0 0 invalid!
Gated D Latch
 Make R input equal to S'  gated D latch.
 D latch eliminates the undesirable condition
of invalid state in the S-R latch.

D
Q D Q
EN EN
Q' Q'
Gated D Latch
 When EN is HIGH,
 D=HIGH  latch is SET
 D=LOW  latch is RESET
 Hence when EN is HIGH, Q ‘follows’ the D (data)
input.
 Characteristic table:
EN D Q(t+1)
1 0 0 Reset
1 1 1 Set
0 X Q(t) No change

When EN=1, Q(t+1) = D


Latch Circuits: Not Suitable
 Latch circuits are not suitable in synchronous logic
circuits.
 When the enable signal is active, the excitation
inputs are gated directly to the output Q. Thus,
any change in the excitation input immediately
causes a change in the latch output.
 The problem is solved by using a special timing
control signal called a clock to restrict the times at
which the states of the memory elements may
change.
 This leads us to the edge-triggered memory
elements called flip-flops.
Edge-Triggered Flip-flops
 Flip-flops: synchronous bistable devices
 Output changes state at a specified point on a
triggering input called the clock.
 Change state either at the positive edge (rising
edge) or at the negative edge (falling edge) of the
clock signal.

Clock signal

Positive edges Negative edges


Edge-Triggered Flip-flops
 S-R, D and J-K edge-triggered flip-flops. Note
the “>” symbol at the clock input.
S Q D Q J Q
C C C
R Q' Q' K Q'

Positive edge-triggered flip-flops

S Q D Q J Q
C C C
R Q' Q' K Q'

Negative edge-triggered flip-flops


S-R Flip-flop
 S-R flip-flop: on the triggering edge of the clock
pulse,
 S=HIGH (and R=LOW)  SET state
 R=HIGH (and S=LOW)  RESET state
 both inputs LOW  no change
 both inputs HIGH  invalid
 Characteristic table of positive edge-triggered S-R
flip-flop: S R CLK Q(t+1) Comments
0 0 X Q(t) No change
0 1  0 Reset
1 0  1 Set
1 1  ? Invalid

X = irrelevant (“don’t care”)


 = clock transition LOW to HIGH
S-R Flip-flop
 It comprises 3 parts:
 a basic NAND latch
 a pulse-steering circuit
 a pulse transition detector (or edge detector) circuit

 The pulse transition detector detects a rising (or


falling) edge and produces a very short-duration
spike.
S-R Flip-flop
The pulse transition detector.
S
Q
Pulse
CLK transition
detector
Q'
R

CLK' CLK'
CLK CLK* CLK CLK*

CLK CLK

CLK' CLK'

CLK* CLK*

Positive-going transition Negative-going transition


(rising edge) (falling edge)
D Flip-flop
 D flip-flop: single input D (data)
 D=HIGH  SET state
 D=LOW  RESET state
 Q follows D at the clock edge.
 Convert S-R flip-flop into a D flip-flop: add an inverter.

D S D CLK Q(t+1) Comments


Q
1  1 Set
CLK C
0  0 Reset
R Q'
 = clock transition LOW to HIGH
A positive edge-triggered D flip-
flop formed with an S-R flip-flop.
J-K Flip-flop
 J-K flip-flop: Q and Q' are fed back to the pulse-
steering NAND gates.
 No invalid state.
 Include a toggle state.
 J=HIGH (and K=LOW)  SET state
 K=HIGH (and J=LOW)  RESET state
 both inputs LOW  no change
 both inputs HIGH  toggle
J-K Flip-flop
 J-K flip-flop.
J
Q
Pulse
CLK transition
detector
Q'
K

 Characteristic
J K CLK
table.
Q(t+1) Comments
Q
0
J K
0 0
Q(t+1)
0
0 0  Q(t) No change 0 0 1 0
0 1  0 Reset 0 1 0 1
1 0  1 Set 0 1 1 1
1 1  Q(t)' Toggle 1 0 0 1
1 0 1 0
1 1 0 1
Q(t+1) = J.Q' + K'.Q
1 1 1 0
T Flip-flop
 T flip-flop: single-input version of the J-K flip flop,
formed by tying both inputs together.
T
Q T J
Pulse Q
CLK transition CLK C
detector
Q' K Q'

 Characteristic
T CLK Q(t+1)table.
Comments Q T Q(t+1)
0  Q(t) No change 0 0 0
1  Q(t)' Toggle 0 1 1
1 0 1
1 1 0
Q(t+1) = T.Q' + T'.Q

You might also like