Introduction
Introduction
Structure of processor
The Processor
Logic Design Conventions
Building a Datapath
Pipelined Datapath
Control - Data Hazards: Forwarding versus Stalling - Control
Hazards
Exceptions - Parallelism and Advanced Instruction-Level Parallelis
COMPUTER ORGANIZATION &
ARCHITECTURE – UNIT 3
Instruction-Level Parallelism:
The Concept of Speculation
Static Multiple Issue - Loop Unrolling for Multiple-Issue Pipelines
Dynamic Multiple-Issue Processors , Dynamic Pipeline Scheduling
Power Efficiency and Advanced Pipelining
https://nptel.ac.in/courses/106106092/
https://nptel.ac.in/courses/106102062/