Scribd
Upload
41 views19 pages

RRR

This document discusses addressing modes and instruction set of the 8086 microprocessor. It describes 8 addressing modes: implied, immediate, register, register indirect, auto indexed, direct, indexed, and based indexed. It also discusses the absolute and segment offset addressing schemes used by 8086. The instruction set contains 117 basic instructions classified based on functions into different types.

Uploaded by

Raja Usama
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
41 views19 pages

RRR

This document discusses addressing modes and instruction set of the 8086 microprocessor. It describes 8 addressing modes: implied, immediate, register, register indirect, auto indexed, direct, indexed, and based indexed. It also discusses the absolute and segment offset addressing schemes used by 8086. The instruction set contains 117 basic instructions classified based on functions into different types.

Uploaded by

Raja Usama
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 19

MEMBERS NAME:

RAJA USAMA (21-ARID-659)


RAJA TAIMOOR (21-ARID-658)
RAJA SHUMAIL (21- ARID-657)
Presentation Topic:

Number of address and addressing scheme instruction set in 8086


 ADDRESSING MODE
The term addressing modes refers to the way in which the
operand of an instruction is specified. The addressing mode
specifies a rule for interpreting or modifying the address
field of the instruction before the operand is actually
executed.

Addressing modes for 8086 instructions are divided into two categories:

1) Addressing modes for data


2) Addressing modes for branch
 Addressing modes used by 8086 microprocessor are
discussed below:
Implied mode:
In implied addressing the operand is specified in the instruction itself. In this
mode the data is 8 bits or 16 bits long and data is the part of instruction. Zero
address instruction are designed with implied addressing mode.

Example: CLC (used to reset Carry flag to 0)


Immediate addressing mode  symbol #
In this mode data is present in address field of
instruction .Designed like one address instruction format.
Note: Limitation in the immediate mode is that the range of
constants are restricted by size of address field.

Example: MOV AL, 35H (move the data


35H into AL register)
Register Mode: 

In register addressing the operand is placed in one of 8 bit or 16 bit general


purpose registers. The data is in the register that is specified by the
instruction.
Here one register reference is required to access the data.

Example: MOV AX,CX (move the contents


of CX register to AX register)
Register Indirect mode symbol @ or ()

In this addressing the operand’s offset is placed in any one of the registers
BX,BP,SI,DI as specified in the instruction. The effective address of the data
is in the base register or an index register that is specified by the instruction.
Here two register reference is required to access the data.

The 8086 CPUs let you access memory indirectly through a register
using the register indirect addressing modes.

MOV AX, [BX](move the contents of memory locations


addressed by the register BX to the register AX)
Auto Indexed (increment mode / Decrement)

Effective address of the operand is the contents of a register specified in the instruction.
After accessing the operand, the contents of this register are automatically incremented
to point to the next consecutive memory location.(R1)+.

Example:
Add R1, (R2)+ // OR
R1 = R1 +M[R2]
R2 = R2 + d

Effective address of the operand is the contents of a register specified in the


instruction. Before accessing the operand, the contents of this register are
automatically decremented to point to the previous consecutive memory location. –
(R1)
Example:

Add R1,-(R2) //OR


R2 = R2-d
R1 = R1 + M[R2]
Direct addressing/ Absolute addressing Mode [ ]

The operand’s offset is given in the instruction as an 8 bit or 16 bit displacement


element. In this addressing mode the 16 bit effective address of the data is the part of
the instruction.
Here only one memory reference operation is required to access the data.

Example:ADD AL,[0301] //add the contents


of offset address 0301 to AL
Indexed addressing mode: (Array)
The operand’s offset is the sum of the content of an index register SI or DI and an 8
bit or 16 bit displacement.

Example:MOV AX, [SI +05]

Based Indexed Addressing:  (Array)


The operand’s offset is sum of the content of a base register BX or BP and an index
register SI or DI.

Example: ADD AX, [BX+SI]


Addressing scheme:

There are Two types of addressing scheme

1. An Absolute Address:
such as 04A26H, is a 20 bit value that
directly references a specific location.

2. A Segment Offset Address:


combines the starting address of
a segment with an offset value.
There are 117 basic instructions in the instruction
INSTRUCTION SET:
set of 8086. The max size is 64K of instruction

Instructions are classified on the basis of functions they perform. They are
categorized into the following main types:

You might also like