Course Title Electronic Devices and Circuits
Course Code AECC01
Class II ECE – III Sem
Name of the Faculty B Naresh
Lecture Date 10/12/2021
Topic covered Biasing of JFET
1
Introduction
To maintain proper Q point it requires biasing.
Voltage divider bias
Fixed bias
Self bias
2
Course Outcome / Topic learning outcome
Name of the topic Topic Learning Course Outcome
Covered Outcome
Biasing of JFET Illustrate the Design the various biasing
need of techniques for BJT, JFET and
biasing in FETS MOSFETs amplifier circuits
considering stability condition
for establishing a proper
operating point.
3
Outcome achieved
Name of the Topic: Biasing of JFET, MOSFET
Students will be able to do
Design the various biasing techniques for BJT, JFET and MOSFETs
1 amplifier circuits considering stability condition for establishing
a proper operating point.
4
Biasing of JFET
Voltage divider bias:
5
Biasing of JFET
Voltage divider bias:
Here we need to find the thevenins
equivalent circuit
𝑅2
𝑉 𝐺𝐺 = 𝑉
𝑅 1 + 𝑅2 𝐷𝐷
𝑅1 𝑅2
𝑅𝐺 =
𝑅1 + 𝑅2
6
Biasing of JFET
Voltage divider bias:
Thevenin’s Equivalent Circuit
7
Biasing of JFET
Voltage divider bias:
Since
=-
Thevenin’s Equivalent Circuit
8
Biasing of JFET
Voltage divider bias:
Since
=-
Thevenin’s Equivalent Circuit
9
Biasing of JFET
Voltage divider bias:
From output loop
Since =
=-
Thevenin’s Equivalent Circuit
10
Biasing of JFET
Voltage divider bias:
From output loop
Since =
=-
Thevenin’s Equivalent Circuit
11
Biasing of JFET
Fixed bias:
12
Biasing of JFET
Fixed bias:
The FET device needs DC bias for
setting the gate to source voltage
VGS to give desired drain-current
ID.
13
Biasing of JFET
Fixed bias:
The gate to source voltage is
=-0
=
14
Biasing of JFET
Fixed bias:
From output loop
15