Scribd
Upload
273 views12 pages

0 Lecture CSE - 211 (Computer Organisation and Design)

This document outlines the course details for CSE 211 - Computer Organization and Design. The course is taught by Anil Kumar Rawat and consists of 3 lectures and 1 tutorial per week, for a total of 10 units covering topics such as digital logic, computer architecture, CPU design, memory, and parallel processing. Student assessment includes attendance, continuous assessments, mid-term and end-term tests. The objectives of the course are to illustrate computer design principles and classify machine performance.

Uploaded by

Pitla Rishitha
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
273 views12 pages

0 Lecture CSE - 211 (Computer Organisation and Design)

This document outlines the course details for CSE 211 - Computer Organization and Design. The course is taught by Anil Kumar Rawat and consists of 3 lectures and 1 tutorial per week, for a total of 10 units covering topics such as digital logic, computer architecture, CPU design, memory, and parallel processing. Student assessment includes attendance, continuous assessments, mid-term and end-term tests. The objectives of the course are to illustrate computer design principles and classify machine performance.

Uploaded by

Pitla Rishitha
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
You are on page 1/ 12

CSE 211

Computer Organization
and
Design

Anil Kumar Rawat


Assistant Professor
There are 10 types of people in this
world,

Those who understands binary and


those who don’t
Course Assessment Module
[ LTP 3-1-0]
[ 3 lectures + 1 Tutorial ] /week

Text Book
1.COMPUTER SYSTEM ARCHITECTURE by MORRIS MANO, PRENTICE
HALLDESIGN

Reference Book
1.COMPUTER ARCHITECTURE A QUANTITATIVE APPROACH By HENNESSY,
DAVID A PATTERSON AND GOLDBERG, PEARSON
2.COMPUTER ORGANISATION AND ARCHITECTURE – DESIGNING FOR
PERFORMANCE By WILLIAM STALLINGS, PRENTICE HALL
Course Assessment Module
Marks Breakup

Attendance 5

Continuous Assessment (CA) 30*

Mid Term Test (MTT) 25

End Term Test (ETT) 40

Assignments Online Mode


CA Category (A0203) Best 2 out of 3
Submissions and Allotment Over UMS Minimum One Week Time
Course Objectives

CO1 :: illustrate the design of the various functional units and components
of computers.
CO2 :: teach the basics of organizational and architectural issues of a digital
computer and Classify and compute the performance of machines, Machine
Instructions.
CO3 :: examine the elements of modern instructions sets and their impact
on processor design.
CO4 :: compare the design issues in terms of speed, technology, cost,
performance.
CO5 :: identify the performance of various classes of Memories, build large
memories using small memories for better performance and analyze
arithmetic for ALU
implementation
CO6 :: understand the concepts of parallel processing, pipelining and
interprocessor communication.
Unit 1
Digital Basics
Register Transfer and micro operations
 Design of combinational circuits and logic families
 Decoder and encoder operation and function implementation
 Multiplexer and demultiplexer operation
 introduction to logic families, Comparison of parameters like
fanout, noise margin ,delay and power dissipation
Unit 2
Computer Organization

 Instruction Codes, Computer registers

 Common Bus System, Computer instructions

 Timing and Control, Instruction Cycle

 Memory reference instructions

 Input-output and Interrupt


Unit 3
Central Processing Unit

 General Register Organization, Stack


Organization

 Addressing Modes

 Reduced Instruction Set Computer – RISC

 Complex Instruction Set Computer – CISC

 Instruction Formats
Unit 4
Input-Output Organization
 Peripheral Devices
 Input-Output Interface
 Data Transfer Schemes
 Program Control and Interrupt
 Direct Memory Access Transfer
 Input/output Processor
 Mode of Data Transfer
Unit 5
Memory Unit
Memory Hierarchy
 Processor Vs Memory Speed
 Cache Memory
 Memory Management
 Associative Memory
 Virtual Memory
 Main Memory
 Auxiliary Memory
Unit 6
Parallel Processing
 Pipelining, Characteristics of Microprocessors

 Interconnection Structure, Parallel Processing

 Microarchitecture, Smartphones Tablet Desktops

 Microprocessor Categorization

 Introduction to GPU
GET SET GO !

Gear up
Fasten your seat belts

Explore your hardware


designing abilities

Build futuristic
solutions…

You might also like