Experiment - 5
Experiment - 5
1
Basic logic gates
Not
And
Or
Xor
Nand
Nor
2
2
NOT Gate
3
AND Gate
4
OR Gate
An OR gate accepts two input signals. If both are 0, the
output is 0; otherwise, the output is 1
5
XOR Gate
An XOR gate accepts two input signals. If both are the
same, the output is 0; otherwise, the output is 1
Note the difference between the XOR gate and the OR gate; they differ only in
one input situation. When both input signals are 1, the OR gate produces a 1
and the XOR produces a 0
7
NOR Gate
8
Review of Gate Processing
9
UNIVERSAL GATE
NAND
Because gates are manufactured in IC form, typically
containing two to six gates of the same type, it is often
uneconomical to use a complete IC of six gates to perform a
particular logic function. A better solution may be to use just a
single type of gate to perform any of the logic operations
required. Two types of gate, NAND and NOR are often used
to perform the functions of any of the other standard gates, by
connecting a number of either of these ‘universal’ gates in a
combinational circuit. Although it may not seem efficient to
use several universal gates to perform the function of a single
gate, if there are a number of unused gates in one or more
NAND and NOR ICs, these can be used to perform other
functions such as AND or OR rather than using extra ICs to
perform that function. This technique is especially useful in
the design of complex ICs where whole circuits within the IC
can be fabricated using a single type of gate. 11
12
Universal Gate – NAND
13
NAND Gate as an Inverter Gate
(Before Bubble)
X Z
0 1
Equivalent to Inverter
1 0
14
NAND Gate as an AND Gate
X
Y
X Y Z
0 0 0
0 1 0
1 0 0 Equivalent to AND Gate
1 1 1
15
NAND Gate as an OR Gate
X Y Z
0 0 0
0 1 1
1 0 1 Equivalent to OR Gate
1 1 1
16
NAND Gate as an XOR Gate
Z=XY+XY
17
NAND Gate Equivalent to AOI
Gates
AND OR INVERTER
18
Process for NAND Implementation
1. If starting from a logic expression, implement the design with
AOI logic.
2. In the AOI implementation, identify and replace every
AND,OR, and INVERTER gate with its NAND equivalent.
3. Redraw the circuit.
4. Identify and eliminate any double inversions (i.e., back-to-
back inverters).
5. Redraw the final circuit.
19
NAND Implementation
Example:
Design a NAND Logic Circuit that is equivalent to the AOI circuit
shown below.
20
NAND Implementation
Solution – Step 2
Identify and replace every AND,OR, and INVERTER gate with its
NAND equivalent.
21
NAND Implementation
Solution – Step 3
22
NAND Implementation
Solution – Step 4
23
NAND Implementation
Solution – Step 5
24
Proof of Equivalence
25
AOI vs. NAND
26