Introduction To Wireless Sensor Networks
Introduction To Wireless Sensor Networks
Introduction To Wireless Sensor Networks
Paper from:
P. Zhang, C. Sadler, S. Lyon, and M. Martonosi,
“Hardware Design Experiences in ZebraNet,”
Proceedings of SenSys 2004, November 2004
Yueh-yi Wang
2005.11.17
1
Outline
Introduction to WSN
Hardware and system architecture of
WSN
Case study: ZebraNet
Summary & conclusions
2
Introduction to WSN – Why WSN?
Personal & institutional security
National defense
Radiology, medicine
Chemical plants
Toxic urban locations
Agriculture
Natural hazards
Many others …
3
Application of Sensors in -
Environment Monitoring
Measuring pollutant
concentration Pollutants monitored by
Pass on information sensors in the river bed
to monitoring station
Predict current
location of pollutant
contour based on
various parameters
BS
Take corrective
action
Sensors report to the base
monitoring station
4
Sensors in Unknown Terrain
5
Composition of a sensor(-actuator)
node
1Kbps- 1Mbps
3m-300m
Transceiver Lossy Transmission
128Kb-1Mb
Limited Storage Memory
Embedded 8 bit, 10 MHz
Processor Slow Computation
Requires
Supervision Sensor
Multiple sensors Limited Lifetime
Battery
7
Different from traditional networks
Sensor networks are “data-centric”
networks
Unique ID not effective in sensor networks
large number of nodes imply large id, thus, data
sent may be less than the address
Adjacent nodes may have similar data
8
Hardware architecture of WSN-
Parameters
Cost
Lifetime
Performance
Speed (in ops/sec, in ops/joule)
Comms range (in m, in joules/bit/m)
Memory (size, latency)
Capable of concurrent operation
Reliability, security, size, packaging
9
Hardware issue on WSN -
A Generic Sensor Network
Architecture
10
Processing subsystem - Illustration
11
Processing subsystem-
Microcontroller
von Neumann architecture (same address and data bus for I/
D)
typical 4 bit, 8 bit, 16 bit or 32 bit architectures
speed 4 MHz-400MHz with 10-300 or more MIPS
operate at various power levels:
fully active: 1 to 50 mW
sleep (memory standby, interrupts active, clocks active, cpu off)
sleep (memory retained, interrupts active, clocks active, cpu off)
sleep (memory retained, interrupts active, clocks off, cpu off) 5uW
latency of wakeup is an issue
fixed point / floating point operations
multiple processors may be used (potentially on same core)
could be DSP, FPGA
12
Processing subsystem- Memory
Considerations
Speed, capacity, price, power consumption, memory protection
Types:
SRAM: typical 0.5KB-64MB
Typical power consumption
retained: ~100ua; read/write: ~10ma if separate chip
retained: 2ua-100ua, read/write:~5ma if in core
DRAM: high power consumption in retained mode
Flash: 256KB-1GB or beyond
Typical power consumption
retained: negligible; read/write: ~7/20ma
erase operation is expensive
Large flashes are outside of core
EEPROM:4KB-512KB, often used as program store
13
Processing subsystem- Peripherals
Clock generators / Dividers
Hardware Timers
Peripheral interfaces
(for sensors, actuators, I/O, power)
(analog and digital)
(multiple buses with bridges between them)
SPI: Serial Peripheral Interface
I2C
UART: Serial communication
General Purpose Input Output pins (GPIO)
14
Processing subsystem- Peripherals
(contd.)
Interrupts:
Asynchronous breaks in program execution
Press of a button; expiration of a timer; completion of sensing
data collection, of DMA transfer, of transmission event, …
When interrupt occurs, processor transitions
to the corresponding interrupt handler to ser
vice interrupt and then resumes execution
Can have multiple priority levels
Interrupts are enabled and disabled through
registers for each peripheral
15
Processing subsystem- Timers
Holds the value that initializes the timer at
startup
MEMS enabling
17
Power Management Subsystem
Voltage regulator
typical ranges: 1.8V, 3.3V, 5V
multiple voltages for various subsystem/power levels
18
Communication Subsystem
Mote
IEEE 802.11
19
Design Principles
Key to Low Duty Cycle Operation:
Sleep – majority of the time
Wakeup – quickly start processing
Active – minimize work & return to sleep
20
Case Study:
Hardware Design Experiences in ZebraN
et
Biologists Wishlist
Lightweight
➨ Energy-efficient
Detailed 24/7 archival position logs
➨ GPS-enabled
Mobile
➨ Wireless
No fixed base station (no cellular service)
➨ Peer-to-peer routing and data storage
Restricted human access to systems
➨ Plan 1 year of autonomous operation
ZebraNet: Wireless ad hoc network on zebras
Intelligent tracking collars placed on sampled set of zebras
Sensor network: data collected includes
GPS position info, temperature, …
21
ZebraNet vs. Many Other Sensor N
etworks…
All nodes mobile: Even “base station” is
mobile;
intermittent drive-bys upload data
Large spatial extent
100s-1000s of sq. kilometers
“Coarse-Grained” nodes: Storage and
processing capability >> many other
sensor systems
Long-running and autonomous
Reliability and energy-efficiency are key
22
23
Hardware Evolution
24
Other Evolution
Change of -controller
Main reason is the variable clock frequency.
Lower power usage (switching clocks)
TI MSP430F149 allows multiple clocks
32 KHz in sleep mode
8 MHz in normal mode
32 KHz clock consumes 0.05 mA more than sl
eep
25
Important Features
Nodes obtain GPS reading
every 8 minutes
GPS can sync to global clock
27
Zebra show time
29
Power Consumption
Radio Tx consumes t
he most critical pow
er.
30
Summary and Conclusions
New design approach derived from the experience
with resource constrained wireless sensor networks
Active mode needs to run quickly to completion
Wakeup time is crucial for low power operation
Wakeup time and sleep current set the minimal
energy consumption for an application
Sleep most of the time
31
Summary and Conclusions
Hardware choice worked very well for sparse node-t
o-node communication
Simplicity of software environment dictated -contr
oller choice
Details matter in WSN power management
Future work of ZebraNet
32
Thank you
33