Chapter 8:

FET Amplifiers

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 1 Upper Saddle River, New Jersey 07458
All rights reserved.
 Introduction

FETs provide:

• Excellent voltage gain

• High input impedance
• Low-power consumption
• Good frequency range

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 2 Upper Saddle River, New Jersey 07458
All rights reserved.
 FET Small-Signal Model

Transconductance

The relationship of VGS(input) to ID(output) is called transconductance

Transconductance is denoted gm and given by:

ΔI D
gm 
ΔV GS

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 3 Upper Saddle River, New Jersey 07458
All rights reserved.
 Graphical Determination of gm

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 4 Upper Saddle River, New Jersey 07458
All rights reserved.
 Mathematical Definitions of gm

I D
gm 
VGS

2I DSS  VGS 
gm  1  
VP  VP 

2I DSS
Where VGS =0V g m0 
VP
 V 
g m  g m0 1  GS 
 VP 

VGS ID
Where 1  
VP I DSS

 V  ID
g m  g m0  1  GS   g m0
 VP  I DSS

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 5 Upper Saddle River, New Jersey 07458
All rights reserved.
 FET Impedance

Input impedance:
Z i  

Output iImpedance::
1
Z o  rd 
y os

where:
VDS
rd  VGS  constant
I D

yos= admittance equivalent circuit

parameter listed on FET specification
sheets.

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 6 Upper Saddle River, New Jersey 07458
All rights reserved.
 FET AC Equivalent Circuit

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 7 Upper Saddle River, New Jersey 07458
All rights reserved.
 JFET Common-Source (CS) Fixed-Bias Configuration

The input is on the gate and the

output is on the drain

There is a 180 phase shift

between input and output

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 8 Upper Saddle River, New Jersey 07458
All rights reserved.
 Calculations

Input impedance:

Zi  RG

Output impedance:

Z o  R D || rd

Zo  R D
rd  10R D

Voltage gain:
Vo
Av    g m (rd || R D )
Vi
Vo
Av   g m R D
Vi rd  10R D

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 9 Upper Saddle River, New Jersey 07458
All rights reserved.
 JFET Common-Source Self-Bias Configuration

This is a common-source amplifier

configuration, so the input is on the gate
and the output is on the drain

There is a 180 phase shift between

input and output

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 10 Upper Saddle River, New Jersey 07458
All rights reserved.
 Calculations

Input impedance:
Zi  RG

Output impedance:

Z o  rd || R D

Zo  R D
rd  10R D

Voltage gain:

A v   g m (rd || R D )

A v  g m R D
rd  10R D

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 11 Upper Saddle River, New Jersey 07458
All rights reserved.
 JFET Common-Source Self-Bias Configuration

Removing Cs affects the

gain of the circuit.

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 12 Upper Saddle River, New Jersey 07458
All rights reserved.
 Calculations

Input impedance:
Zi  RG

Output impedance:

Zo  R D
rd  10R D

Voltage gain:
Vo gm R D
Av  
Vi R  RS
1  gm RS  D
rd
Vo g R
Av    m D rd  10(R D  R S )
Vi 1  gm RS

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 13 Upper Saddle River, New Jersey 07458
All rights reserved.
 JFET CS Voltage-Divider Configuration

This is a common-source amplifier

configuration, so the input is on the
gate and the output is on the drain.

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 14 Upper Saddle River, New Jersey 07458
All rights reserved.
 Impedances

Input impedance:

Z i  R 1 || R 2

Output impedance:

Z o  rd || R D

Zo  R D
rd  10R D

Voltage gain:
A v   g m (rd || R D )

A v  g m R D
rd  10R D

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 15 Upper Saddle River, New Jersey 07458
All rights reserved.
 JFET Source Follower
(Common-Drain) Configuration

In a common-drain amplifier
configuration, the input is on the gate,
but the output is from the source.

There is no phase shift between input

and output.

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 16 Upper Saddle River, New Jersey 07458
All rights reserved.
 Impedances

Input impedance:
Zi  RG

Output impedance:
1
Z o  rd || R S ||
gm
1
Z o  R S || r  10R S
gm d

Voltage gain:
V g m (rd || R S )
Av  o 
Vi 1  g m (rd || R S )
Vo gmRS
Av   r  10
Vi 1  g m R S d

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 17 Upper Saddle River, New Jersey 07458
All rights reserved.
 JFET Common-Gate Configuration

The input is on the source and

the output is on the drain.

There is no phase shift

between input and output.

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 18 Upper Saddle River, New Jersey 07458
All rights reserved.
 Calculations

Input impedance:

 r  RD 
Z i  R S ||  d 
 1  g m rd 
1
Z i  R S || r  10R D
gm d

Output impedance:

Z o  R D || rd
Voltage gain:
Z o  R D rd  10
 RD 
g
 m D R  
Vo  rd  A v  g m R D rd  10R D
Av  
Vi  RD 
1  
 rd 

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 19 Upper Saddle River, New Jersey 07458
All rights reserved.
 Depletion-Type MOSFETs

D-MOSFETs have similar AC equivalent models. The only

difference is that VSGQ can be positive for n-channel devices and
negative for p-channel devices. This means that gm can be greater
than gm0.

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 20 Upper Saddle River, New Jersey 07458
All rights reserved.
 AC Equivalent Model

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 21 Upper Saddle River, New Jersey 07458
All rights reserved.
 Enhancement-Type MOSFETs

There are two types of E-MOSFETs

• nMOS or n-channel MOSFET

• pMOS or p-channel MOSFET

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 22 Upper Saddle River, New Jersey 07458
All rights reserved.
 AC Equivalent Model

gm and rd can be found in

the specification sheet for
the FET.

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 23 Upper Saddle River, New Jersey 07458
All rights reserved.
 Common-Source Drain-Feedback Configuration

There is a 180 phase shift between

input and output.

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 24 Upper Saddle River, New Jersey 07458
All rights reserved.
 Calculations

Input impedance:
R F  rd || R D
Zi 
1  g m (rd || R D )
RF
Zi  R  rd || R D , rd  10R D
1  gmR D F

Output impedance:
Z o  R F || rd ||R D

Z o  R D R F  rd || R D , rd  10R D

Voltage gain:

A v   g m (R F || rd || R D )
A v   g m R D R F  rd ||R D ,rd 10R D

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 25 Upper Saddle River, New Jersey 07458
All rights reserved.
 Common-Source Voltage-Divider Configuration

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 26 Upper Saddle River, New Jersey 07458
All rights reserved.
 Calculations

Input impedance:
Z i  R 1 || R 2

Output impedance:
Z o  rd || R D
Z o  R D rd  10

Voltage gain:
A v   g m (rd || R D )
A v   g m R D rd  10R D

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 27 Upper Saddle River, New Jersey 07458
All rights reserved.
 Summary Table

more…
Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.
Electronic Devices and Circuit Theory 28 Upper Saddle River, New Jersey 07458
All rights reserved.
 Troubleshooting

Check the DC bias voltages:

If not correct check power supply, resistors, FET. Also check to ensure
that the coupling capacitor between amplifier stages is OK.

. Check the AC voltages:

If not correct check FET, capacitors and the loading effect of the next
stage

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 29 Upper Saddle River, New Jersey 07458
All rights reserved.
 Practical Applications

• Three-Channel Audio Mixer

• Silent Switching
• Phase Shift Networks
• Motion Detection System

Boylestad and Nashelsky Copyright ©2006 by Pearson Education, Inc.

Electronic Devices and Circuit Theory 30 Upper Saddle River, New Jersey 07458
All rights reserved.