Timing Diagram
Timing Diagram
1. Introduction
2. Architecture of 8085
3. Pin Configuration
4. Addressing Modes
5. Instruction set – I
6. Instruction set – II
Instruction Cycle: The time required to execute an instruction is called instruction cycle.
Machine Cycle: The time required to access the memory or input / output devices is
called machine cycle.
A.Kumaraswamy AP/ME
T - State
The machine cycle and instruction cycle takes multiple clock periods.
A portion of an operation carried out in one system clock period is called as T-state.
STA refers to Store Accumulator - The contents of the accumulator is stored in the
specified address (526A).
The opcode of the STA instruction is said to be 32H. It is fetched from the memory
41FFH of machine cycle.
Then the lower order memory address is read (6A) - Memory Read Machine Cycle
Read the higher order memory address (52) - Memory Read Machine Cycle
The combination of both the addresses are considered and the content from
accumulator is written in 526A - Memory Write Machine Cycle
Assume the memory address for the instruction and let the content of accumulator is
C7H. So, C7H from accumulator is now stored in 526A.
Timing Diagram for STA 526AH
A.Kumaraswamy AP/ME
A.Kumaraswamy AP/ME
Fetching the Opcode 34H from the memory 4105H (of cycle).
Let the memory address (M) be 4250H. (MR cycle - to read Memory address and
data).
Let the content of that memory is 12H.
Increment the memory content from 12H to 13H. (MW machine cycle)
Timing Diagram for INR M
A.Kumaraswamy AP/ME
A.Kumaraswamy AP/ME
REFERENCES: