Modelsim is a VHDL and Verilog simulator. It requires changing the directory to where design files exist, creating a work library for the design, and compiling source files. After compilation, the top-level module is loaded for simulation. Signals can then be added to the waveform analyzer and the simulator run to see simulation results and verify the circuit behavior.
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
0 ratings0% found this document useful (0 votes)
22 views
Modelsim: VHDL & Verilog Simulator
Modelsim is a VHDL and Verilog simulator. It requires changing the directory to where design files exist, creating a work library for the design, and compiling source files. After compilation, the top-level module is loaded for simulation. Signals can then be added to the waveform analyzer and the simulator run to see simulation results and verify the circuit behavior.