Scribd
Upload
37 views26 pages

Unit 2 (I)

The document discusses machine-dependent assembler features including instruction formats and addressing modes for the SIC/XE architecture. It describes different instruction formats that support various addressing modes like register-register, register-memory, program counter relative, and base relative addressing. The SIC/XE machine supports four instruction formats and five addressing modes compared to the original SIC machine.

Uploaded by

developer
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
37 views26 pages

Unit 2 (I)

The document discusses machine-dependent assembler features including instruction formats and addressing modes for the SIC/XE architecture. It describes different instruction formats that support various addressing modes like register-register, register-memory, program counter relative, and base relative addressing. The SIC/XE machine supports four instruction formats and five addressing modes compared to the original SIC machine.

Uploaded by

developer
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 26

The Pseudo Code for Pass 1

The Pseudo Code for Pass 2


MACHINE-DEPENDENT ASSEMBLER FEATURES

• Some of the features in the program depend on the


architecture of the machine.

• If the program is for SIC machine, then we have only


limited instruction formats and hence limited
addressing modes.

• We have only single operand instructions.

• The operand is always a memory reference.

• Anything to be fetched from memory requires more


time.
MACHINE-DEPENDENT ASSEMBLER FEATURES

• Hence the improved version of SIC/XE machine


provides more instruction formats and hence more
addressing modes.

• The moment we change the machine architecture, the


availability of number of instruction formats and the
addressing modes also change.

• Therefore the design usually requires considering two


things:
– Machine-dependent features
– Machine-independent features.
Assembler Features

• Machine Dependent Assembler Features


– Instruction formats and addressing modes (SIC/XE)
– Program Relocation

• Machine Independent Assembler Features


– Literals
– Symbol-defining statements
– Expressions
– Program blocks
– Control sections and program linking
A SIC/XE Program
Relocatable Program

Base
Immediate Addressing Relative
Addressing

Indirect Addressing
Extended
Instruction
Format

Register-to-Register
Instructions
Instruction formats and Addressing Modes

• The instruction formats depend on the memory


organization and the size of the memory.

• In SIC machine the memory is byte addressable. Word


size is 3 bytes.

• So the size of the memory is 212 bytes. Accordingly it


supports only one instruction format.

• It has only two registers: register A and Index register.


Therefore the addressing modes supported by this
architecture are direct, indirect, and indexed.
Instruction formats and Addressing Modes

• Whereas the memory of a SIC/XE machine is


220 bytes (1 MB).

• This supports four different types of


instruction types, they are:
– 1 byte instruction
– 2 byte instruction
– 3 byte instruction
– 4 byte instruction
Instruction formats and Addressing Modes

• Addressing Modes are:

– Index Addressing(SIC): Opcode m, x


– Indirect Addressing: Opcode @m
– PC-relative: Opcode m
– Base relative: Opcode m
– Immediate addressing: Opcode #c
Instruction formats and Addressing Modes

• Translations for the Instruction involving


Register-Register addressing mode:

– Register-to-Register instructions presents no


problems. The assembler must simply convert the
mnemonic operation code to machine language (using
OPTAB) and change register mnemonic to its numeric
equivalent.

– This translation is done in Pass2, at the same point at


which the other types of instructions are assembled.
Instruction formats and Addressing Modes

• Translation involving Register-Memory


instructions:

– In SIC/XE machine there are four instruction


formats and five addressing modes. Among the
instruction formats, format 3 and format 4
instructions are Register-Memory type of
instruction.

– One of the operand is always in a register and the


other operand is in the memory.
Instruction formats and Addressing Modes

– The addressing mode tells us the way in which the


operand from the memory is to be fetched. There
are two ways: Program-counter relative and Base-
relative.

– This addressing mode can be represented by


either using format-3 type or format-4 type of
instruction format. In format-3, the instruction has
the opcode followed by a 12-bit displacement
value in the address field.

– Where as in format-4 the instruction contains


the mnemonic code followed by a 20-bit
displacement value in the address field.
Program Counter Relative
• In this usually format-3 instruction format is used.

• The instruction contains the opcode followed by a


12-bit displacement value.

• The range of displacement values are from 0 -


2048.

• This displacement (should be small enough to fit


in a 12-bit field) value is added to the current
contents of the program counter to get the target
address of the operand required by the
instruction.
Opcode (14)16
Opcode (3C)16
Solution??

You might also like