Scribd
Upload
66 views

How To Use The Three AXI Configurations

The document discusses the three AXI system configurations, the five AXI channels, and the AXI valid/ready acknowledgement model. It describes the AXI4, AXI4-Lite and AXI streaming protocols, and how each implements burst transactions and channel handshaking.

Uploaded by

Kiran Kumar Parlapalli
Copyright
© © All Rights Reserved
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
66 views

How To Use The Three AXI Configurations

The document discusses the three AXI system configurations, the five AXI channels, and the AXI valid/ready acknowledgement model. It describes the AXI4, AXI4-Lite and AXI streaming protocols, and how each implements burst transactions and channel handshaking.

Uploaded by

Kiran Kumar Parlapalli
Copyright
© © All Rights Reserved
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 14

How to Use the Three AXI

Configurations

FPGA and ASIC Technology © 2009 Xilinx, Inc. All Rights Reserved
Comparison - 1
Objectives
After completing this module, you will be able to:
▪ List the three AXI system architectural models (configurations)
▪ Name the five AXI channels
▪ Summarize the AXI valid/ready acknowledgement model
▪ Describe the operation of the AXI streaming protocol

FPGA and ASIC Technology © 2009


2007 Xilinx, Inc. All Rights Reserved
Comparison - 2
Basic AXI Transactions
▪ Read address channel
▪ Read data channel

▪ Write address channel


▪ Write data channel
▪ Write response channel
– Non-posted write model:
there will always be a “write
response”

FPGA and ASIC Technology © 2009


2007 Xilinx, Inc. All Rights Reserved
Comparison - 3
AXI Interface: AXI4
▪ Also called Full AXI or AXI
Memory Mapped
AXI4 Read

▪ Single address multiple data

▪ Burst up to 256 data beats

AXI4 Write

FPGA and ASIC Technology © 2009


2007 Xilinx, Inc. All Rights Reserved
Comparison - 4
AXI Interface: Handshaking
▪ AXI uses a valid/ready handshake
acknowledge
▪ Each channel has its own valid/ready
Inserting Wait
– Address (read/write) States
– Data (read/write)
– Response (write only)
▪ Flexible signaling functionality
– Inserting wait states Always Ready
– Always ready
– Same cycle acknowledge

Same Cycle Acknowledge


FPGA and ASIC Technology © 2009
2007 Xilinx, Inc. All Rights Reserved
Comparison - 5
AXI Interface: Read
▪ Two channels
– Address
– Data
▪ Up to 256 transfer
data phase
▪ Selectable data
transfer size
▪ See notes for AXI – Burst Read
signal detail of
each channel

FPGA and ASIC Technology © 2009


2007 Xilinx, Inc. All Rights Reserved
Comparison - 6
AXI Interface: Write
▪ Three channels
– Address
– Data
– Response
▪ Up to 256
transfer data
phase
▪ Selectable data
transfer size
▪ See notes for AXI Burst Write
signal detail of
each channel

FPGA and ASIC Technology © 2009


2007 Xilinx, Inc. All Rights Reserved
Comparison - 7
AXI Interface: Lite
▪ No burst
▪ Data width 32 or 64 only AXI4-Lite Read
– Xilinx IP will only
support 32 bits
▪ Simple “logic shim” to
connect AXI4 master to
AXI4-Lite slave
– Reflect master’s
transaction ID AXI4-Lite Write
▪ This is best for simple
systems with minimal
peripherals

FPGA and ASIC Technology © 2009


2007 Xilinx, Inc. All Rights Reserved
Comparison - 8
AXI4-Lite
▪ The AXI4-Lite interface is a subset of the AXI4 interface intended for
communication with control registers in components
▪ The aim of AXI4-Lite is to allow simple component interfaces to be built that
are smaller and also require less design and validation effort
▪ Having a defined subset of the full AXI4 interface allows many different
components to be built using the same subset and also allows a single
common conversion component to be used to move between AXI4 and
AXI4-Lite interfaces

FPGA and ASIC Technology © 2009


2007 Xilinx, Inc. All Rights Reserved
Comparison - 9
AXI Lite Signal list

▪ Subset of AXI signal set


▪ Simple traditional signaling
▪ Targeted applications: simple, low-performance peripherals
– GPIO
– Uart Lite
FPGA and ASIC Technology © 2009
2007 Xilinx, Inc. All Rights Reserved
Comparison - 10
AXI Interface: Streaming
▪ No address channel

▪ Not read and write, always master to


slave

▪ Unlimited burst length


AXI4-Streaming Transfer

FPGA and ASIC Technology © 2009


2007 Xilinx, Inc. All Rights Reserved
Comparison - 11
AXI Additional Features
▪ ID fields for each of the five channels facilitate overlapped transactions
– Provides for a transaction tag
▪ Transaction burst type determines address bus behavior
– Fixed, increment, or wrap
▪ Optional address Lock signals facilitates exclusive and atomic access
protection
▪ System cache support
▪ Protection unit support
▪ Error support
▪ Unaligned address

FPGA and ASIC Technology © 2009


2007 Xilinx, Inc. All Rights Reserved
Comparison - 12
Documentation
▪ Xilinx AXI Reference Guide, UG761
– AXI Usage in Xilinx FPGAs
• Introduce key concepts of the AXI protocol
• Explains what features of AXI Xilinx has adopted
▪ ARM specifications
– AMBA AXI Protocol Version 2.0
– AMBA 4 AXI4-Stream Protocol Version 1.0
– http://infocenter.arm.com/help/topic/com.arm.doc.set.amba

FPGA and ASIC Technology © 2009


2007 Xilinx, Inc. All Rights Reserved
Comparison - 13
Summary
▪ AXI has separate, independent read and write interfaces implemented with
channels
▪ Each AXI channel supports a valid/ready acknowledgement handshake
▪ AXI supports bursts and overlapped transactions
▪ The AXI4 interface offers improvements over AXI3 and defines
– Full AXI memory mapped
– AXI Lite
– AXI Streaming

FPGA and ASIC Technology © 2009


2007 Xilinx, Inc. All Rights Reserved
Comparison - 14

You might also like