Design and Fpga Implementation of Hamming Code Encoder and Decoder Under The Guidance of Asst - Professor Dr. K Rajendra Prasad
Design and Fpga Implementation of Hamming Code Encoder and Decoder Under The Guidance of Asst - Professor Dr. K Rajendra Prasad
DECODER
BY
BATCH NO. - 14
M CHANDRAHAS REDDY (15J1A04F2)
• INTRODUCTION
• HAMMING CODE
• FPG
• DESIGN IMPLEMENTATION OF FPGA
• HAMMING CODE ENCODER
• HAMMING CODE DECODER
• APPLICATIONS
• SIMULATION RESULTS
INTRODUCTION
• Data word is applied as an input in the encoder circuit which performs XOR operations
on the given data word and thus the required parity bits are generated from the parity
generator.
• Parity bits and data bits together form the code word.
• An encoder circuit of hamming code for 4 bit data word.
• Following this circuit pattern we can design an encoder circuit of hamming code for 8bit
data word and realized it by means of tanner EDA tools.
HAMMING CODE ENCODER CIRCUIT FOR 4 BIT
HAMMING CODE DECODER
• In the decoder circuit check bits are generated by the checker bit generator to check
the parity bits.
• These check bits locates the error in the code word by means of decoder circuit. The
Output of decoder enables a demultiplexer which are connected to the input code
words.
HAMMING CODE DECODER CIRCUIT FOR 4 BIT
APPLICATIONS
• Hamming codes are generally used in computing, telecommunication, and other applications
including data compression, and turbo codes .
• They are also used for low cost and low power applications.
ENCODER SIMULATION WAVEFORM
DECODER SIMULATION WAVEFORM
XDC FILE
ENCODER SYNTHESIS REPORT
DECODER SYNTHESIS REPORT
ENCODER TIMING SUMMARY
DECODER TIMING SUMMARY
FPGA RESULTS
THANK YOU