05 Binary Operations - R01
05 Binary Operations - R01
F1
S1 (I 0.0)
I 0.0 I 0.1 Q 8.0 I 0.0 & Q 8.0 A I 0.0
= A I 0.1
AND S2 (I 0.1) I 0.1
= Q 8.0
Q 8.1 Q 8.1 = Q 8.1
=
L1 L2
(Q 8.0) (Q 8.1)
OR S4 O I 0.3
(I 0.3) =
I 0.3 = Q 8.2
I 0.3
L3 (Q 8.2)
NO activated
contact LAD: LAD:
Yes 1 “Yes“ “No”
1 0
“NO contact” “NC contact”
not No
activated 0 “No” “Yes”
0 1
FBD: FBD:
& &
NC activated No
contact 0 “No” “Yes”
0 1
Hardware
S1 S2 S1 S2 S1 S2
II1.0
1.0 II1.1
1.1 II1.0
1.0 II1.1
1.1 II1.0
1.0 II1.1
1.1
Programmable controller Programmable controller Programmable controller
Q 4.0 Q 4.0 Q 4.0
Software
I 1.0 I 1.1 Q 4.0 I1.0 I1.1 Q 4.0 I1.0 I1.1 Q 4.0
LAD
FDB
I1.1 Q 4.0 I1.1 Q 4.0 I1.1 Q 4.0
=
=
A
A
A
SIMATIC S7
I 2.0
AN I 1.1
I 1.0
M3.4
Q 8.1
Q 8.0
M 4.0
0
0
0
0
Signal State
Result of Check
Result of Logic
Operation
Example 1
First Check
File:
Date:
1
1
1
1
05_.6
Signal State
04.03.2019
Result of Check
Result of Logic
Operation
Example 2
First Check
0
1
0
1
Signal State
Result of Check
Result of Logic Operation, First Check. Examples
Result of Logic
Operation
Example 3
First Check
Assignment, Setting, Resetting
I 1.2 I 1.3
Q 8.1 I 1.2 A I 1.2
& Q 8.1
Set (S) A I 1.3
I 1.3 S S Q 8.1
I 1.4 Q 8.1
(R) I 1.4 O I 1.4
>=1 Q 8.1 O I 1.5
Reset I 1.5 R R Q 8.1
I 1.5
M0.0 M0.0
I1.2 Q 9.3 A I 1.2
SR SR S M 0.0
Dominant S Q I1.2 S
Reset A I 1.3
Q9.3 R M 0.0
I1.3
R Q = A M 0.0
R I1.3 = Q 9.3
M0.0 M0.0
I1.3 Q 9.3 A I 1.3
Dominant RS RS R M 0.0
R Q I1.3 R
Set A I 1.2
Q9.3 S M 0.0
I1.2
Q = A M 0.0
S I1.2 S = Q 9.3
LAD STL
A I 0.0
Q 8.0 I 0.0 & A I 0.1
I 0.0 I0.1 Q 8.0
NOT NOT
NOT ( ) I 0.1 = = Q 8.0
Examples:
STAT 0 – Bit memory
CLR
CLR not available not available = M 0.0
A I1.0
I1.0 I1.1 M1.0 M8.0 I1.0 &
M1.0 M8.0 A I1.1
P FP M1.0
I1.1 P = = M8.0
OB1-Cycle
I1.0
I1.1
RLO
Example
M1.0
M1.1
M8.0
M8.1
M8.0
OB1 Cycle
M8.1
OB1 Cycle
NEW1 NEW1