Design and Implementation of Carry Select Adder Without
Design and Implementation of Carry Select Adder Without
•OBJECTIVE
•BLOCK DIAGRAM
•REQUIREMENTS
•PRINCIPLE OF OPERATION
•FLOWCHART
•RESULTS
•ADVANTAGES
•APPLICATIONS
•REFERENCES
•CONCLUSION
INTRODUCTION
Limitations:
• Higher carry propagation delay.
• More power consuming.
• More area.
BLOCK DIAGRAM
IMPLEMENTED SYSTEM:
APPROACH 1: APPROACH 2:
n n n n
n n n n
VERILOG HDL
Hardware Requirements:
PC
PRINCIPLE OF OPERATION
• Knowles showed that fan-out is reduced without increase in
logical depth using Kogge Stone structure.
C4= (g3+p3g2) + s3 = C3 ^ p3
p3p2(g1+p1g0) + C4= (g3+p3g2) + p3p2
p3p2 p1p0cin (g1+p1g0)
FLOW CHART
APPROACH 1: APPROACH 2:
START START
STOP STOP
RESULTS
APPROACH 1 : SIMULATED OUTPUT
RESULTS
APPROACH 2 : SIMULATED OUTPUT
ADVANTAGES
Less area
Less delay
More speed
Better performance
REFERENCES
[1] O. J. Bedrij, “Carry-select adder,” IRE Trans. Electron.
Computer., pp.340–344, 1962.
[5] R.P. Brent, H.T. Kung; “A Regular Layout for Parallel Adders”
IEEE Trans., C-31(3):260-264, March 82.
CONCLUSION
Carry select adder with KS adder( Cin=0),Excess 1 Carry select adder with KS adder( Cin=0)
adder and MUX. and first zero finding logic.