0% found this document useful (0 votes)
288 views136 pages

8085 Microprocessor Ramesh S Gaonkar

b

Uploaded by

Suraj Kumar
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
288 views136 pages

8085 Microprocessor Ramesh S Gaonkar

b

Uploaded by

Suraj Kumar
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
You are on page 1/ 136

NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

VLSI Design

Dr. T. R. Lenka
Asst. Professor, Dept. of ECE

15 August 2018 VLSI Design 1


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Outline
• Introduction to VLSI Design
 Historical Perspective
 Moore’s Law
 Evolution of Microelectronics

• VLSI Design Methodology

• Programmable Logic Devices

• Standard Digital ICs


VLSI (Very Large Scale Integration)
Computation
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

Transport
Computation
Military Military
Communication
Transport
Physics Industrial
Space Consumer
Chemistry Electronics
Entertainment
Material Very Large Subjects Integration
Economics
Health Electronics
Communication Mathematics
……….. Computer
science
Very Large Application Integration
Biology
Language
……. Courtesy: Dr. S C Bose, CEERI, Pilani

15 August 2018 VLSI Design 3


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Periodic Table
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
History of IC
The First Transistor
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

First transistor on Ge
Bell Labs, 1947-1948
15 August 2018 VLSI Design 6
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Inventor of First IC

Jack Kilby
1923 - 2005
Texas Instruments
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

Founder of Intel Inc.


Sir Gordon Moore
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Moore’s Law

In 1965, Gordon Moore noted that the


density of transistors on a chip doubles every
24 months.

In1980 he made another prediction that the
density of transistors on a chip will be
doubled in every 18 months.

15 August 2018 VLSI Design 9


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

LOG2 OF THE NUMBER OF


COMPONENTS PER INTEGRATED FUNCTION

15 August 2018
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

1959
1960
1961
1962

Electronics, April 19, 1965.


1963
1964
1965

VLSI Design
1966
1967
1968
1969
1970
Moore’s Law

1971
1972
1973
1974
1975
10
Moore's first law: transistors integrated on a single chip
(Commercial Products)
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Number of transistors per chip (Complexity)

1.0E+09

1.0E+08 Predicted
1.0E+07

1.0E+06

1.0E+05

1.0E+04

1.0E+03

1.0E+02

1.0E+01

1.0E+00
1960 1965 1970 1975 1980 1985 1990 1995 2000 2006
Year
15 August 2018 VLSI Design 11
The First Computer
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

The Babbage
Difference Engine
(1832)
25,000 parts
cost: £17,470

15 August 2018 VLSI Design 12


ENIAC - First Electronic Computer (1946)
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

15 August 2018 VLSI Design 13


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
The First Integrated Circuit

Bipolar
logic
1960’s

ECL 3-input Gate


Motorola 1966

15 August 2018 VLSI Design 14


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Evolution of Microelectronics

1948 1961 1966 1971 1980


Discrete SSI MSI LSI VLSI
Component

1 100 100-1000 1000-20000 >20000


transistor
Gates, Counters, 8-bit uP, ROM, Complex
FFs MUX, RAM uP, SoC
Adders

15 August 2018 VLSI Design 15


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Evolution of Microelectronics
Microelectronics evolution
Year 1947 1950 1961 1966 1971 1980 1990 2000
Invention
of the Discrete
Technology transistor Components SSI MSI LSI VLSI ULSI GSI
Approximat
e number of
transistors
per chip in
Commercial 1000- 20,000- 1,000,000-
Products 1 1 10 100-1000 20,000 1,000,000 10,000,000 >10,000,000
Special
Processors
Planar 16 and 32 bit Virtual
devices, mp Reality
Junction, Logic Counters 8-bit mp Sophisticated Machines
Typical Transistor gates, Flip Multiplex ROM peripherals Smart
Products - and diode Flops Adders RAM Dram Sensors

15 August 2018 VLSI Design 16


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Four Decades of IC’s

15 August 2018 VLSI Design 17


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

Battery Industry does not have


a Gordon Moore
15 August 2018 VLSI Design 18
Propagation Delay
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

10ns

nMOS
1ns
CMOS

BiCMOS
ECL

100ps
GaAs

10ps Power dissipation/gate

10µW 100µW 1mW 10mW 100mW


15 August 2018 VLSI Design 19
Microelectronics
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

Inert Substrate Active Substrate


Thick Thin
film film Silicon GaAs

MOS MESFET Bipolar


Bipolar
NMOS CMOS
TTL ECL
PMOS
Bi-CMOS Many Linear

15 August 2018 VLSI Design ICs 20


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Industry Trends

15 August 2018 VLSI Design 21


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Applications
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Intel 4004 Micro-Processor

1971
1000 transistors
1 MHz operation

15 August 2018 VLSI Design 23


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Intel Pentium (IV) Microprocessor

2002
42 million
transistors
3GHz operation
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
ULSI and SOC
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
0.18µ VLSI Technology

15 August 2018 VLSI Design 26


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
0.13µ VLSI Technology

15 August 2018 VLSI Design 27


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
0.13µ VLSI Technology

15 August 2018 VLSI Design 28


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

Challenges:
How to cope with Design
Complexity?
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

15 August 2018
VLSI Design
30
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

15 August 2018
VLSI Design
31
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

15 August 2018
VLSI Design
32
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

15 August 2018
VLSI Design
33
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

15 August 2018
VLSI Design
34
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
As Technology Scaled Down…..

15 August 2018 VLSI Design 35


Evolution in Complexity
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

15 August 2018 VLSI Design 36


Transistor Counts
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

1 Billion
K Transistors
1,000,000
100,000
Pentium® III
10,000 Pentium® II
Pentium® Pro
1,000 Pentium®
i486
100 i386
80286
10 8086
Source: Intel
1
1975 1980 1985 1990 1995 2000 2005 2010 2015
Courtesy, Intel
Projected
15 August 2018 VLSI Design 37
Moore’s law in Microprocessors
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

Transistors on Lead Microprocessors double every 2 years

1000

100 2X growth in 1.96 years!


Transistors (MT)

10
P6
Pentium® proc
1 486
386
0.1 286
8085 8086
0.01 8080
8008
4004
0.001
1970 1980 1990 2000 2010
Year
Courtesy, Intel

15 August 2018 VLSI Design 38


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Die Size Growth
100
Die size (mm)

P6
486 Pentium ® proc
10 386
286
8080 8086
8085 ~7% growth per year
8008
4004 ~2X growth in 10 years

1
1970 1980 1990 2000 2010
Year Courtesy, Intel

Die size grows by 14% to satisfy Moore’s Law

15 August 2018 VLSI Design 39


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Frequency
10000
Doubles every
1000
2 years
Frequency (Mhz)

P6
100
Pentium ® proc
486
10 8085 386
8086 286

1 8080
8008
4004
0.1
1970 1980 1990 2000 2010
Year Courtesy, Intel

Lead Microprocessors frequency doubles every 2 years

15 August 2018 VLSI Design 40


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Power Dissipation
100

P6
Pentium ® proc
Power (Watts)

10
486
8086 286
386
8085
1 8080
8008
4004

0.1
1971 1974 1978 1985 1992 2000
Year Courtesy, Intel

Lead Microprocessors power continues to increase

15 August 2018 VLSI Design 41


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Power- a major Problem
100000
18KW
10000 5KW
1.5KW
Power (Watts)

1000 500W
Pentium® proc
100
286 486
10 8086 386
8085
8080
8008
1 4004

0.1
1971 1974 1978 1985 1992 2000 2004 2008
Year Courtesy, Intel

Power delivery and dissipation will be prohibitive

15 August 2018 VLSI Design 42


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Power Density
10000
Rocket
Power Density (W/cm2)

Nozzle
1000
Nuclear
Reactor
100

8086
10 4004 Hot Plate P6
8008 8085 386 Pentium® proc
286 486
8080
1
1970 1980 1990 2000 2010
Year Courtesy, Intel

Power density too high to keep junctions at low temp

15 August 2018 VLSI Design 43


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Not Only Microprocessors

Cell
Phone

Small Power
Signal RF RF

Digital Cellular Market


(Phones Shipped)
Power
Management
1996 1997 1998 1999 2000
Units 48M 86M 162M 260M 435M Analog
Baseband

Digital Baseband
(DSP + MCU)
(Data from Texas Instruments)

15 August 2018 VLSI Design 44


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Challenges in VLSI Design
“Microscopic Problems” “Macroscopic Issues”

• Ultra-high speed design • Time-to-Market


• Interconnect • Millions of Gates
• Noise • High-Level Abstractions
• Reliability, Manufacturability • Reuse : Portability
• Power Dissipation • Predictability.
• Clock distribution.
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Why Scaling?
• Technology shrinks by 0.7/generation.
• With every generation can integrate 2x
more functions per chip; chip cost does
not increase significantly.
• Cost of a function decreases by 2x.
• But …
– How to design chips with more and more
functions?
– Design Engineers do not double every two
years…
• Hence, a need for more efficient design
methods
– Exploit different levels of abstraction
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Design Abstraction Levels
SYSTEM

MODULE
+

GATE

CIRCUIT

DEVICE
G
S D
n+ n+

15 August 2018 VLSI Design 47


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Design Metrics
• How to evaluate performance of a
digital circuit (gate, block, …)?
Cost
Reliability
Scalability
Speed (delay, operating frequency)
Power dissipation
Energy to perform a function
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Cost of Integrated Circuits
• NRE (Non-Recurrent Engineering)
Costs:
– design time and effort, mask generation
– one-time cost factor
• Recurrent Costs:
– silicon processing, packaging, test
– proportional to volume
– proportional to chip area
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
NRE Cost is Increasing

15 August 2018 VLSI Design 50


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Wafer Diameter Trends

300 mm

200 mm

150 mm
125 mm
100 mm

75 mm

3 4 5 6 8 12

15 August 2018 VLSI Design 51


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Wafer with IC’s
Single die

Wafer

From http://www.amd.com Going up to 12” (30cm)


Increase in Number of Chips
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

on Larger Wafer Diameter

88 die
200-mm wafer
232 die
300-mm wafer
15 August 2018 VLSI Design 53
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Wafer Identifying Flats

P-type (111) P-type (100)

N-type (111) N-type (100)

15 August 2018 VLSI Design 54


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Cost per Transistor

Cost:
$-per-
Transistor

1
0.1 Fabrication capital cost per transistor (Moore’s law)
0.01
0.001
0.0001
0.00001
0.000001
0.0000001
1982 1985 1988 1991 1994 1997 2000 2003 2006 2009 2012

15 August 2018 VLSI Design 55


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
IC Chip Packaging
Chip
Bonding
Pad

Pins

15 August 2018 VLSI Design 56


Top-down view of the Mixed
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

Signal IC Design Process


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Typical Chip Cross Section

15 August 2018 VLSI Design 58


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
As Technology Scaled Down…

15 August 2018 VLSI Design 59


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
As Technology Scaled Down…..

15 August 2018 VLSI Design 60


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

15 August 2018
VLSI Design
61
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Verifying Design is IMPORTANT !!!

15 August 2018 VLSI Design 62


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Design Productivity Solutions
 Designs are getting larger and more
complex
- design times are getting shorter
- Fast time-to-market is crucial
 Xilinx / Altera:
It offers design methodologies and well
documented, proven logic cores that
increase productivity and reduce risk.

15 August 2018 VLSI Design 63


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Users Expectations
• Logic Capacity
- 50,000 to a million gates
• Clock Speed
- 100 MHz and above
• Cost
- Reasonable premium over ASICs
•Design effort and time
- powerful synthesis, fast compile time
• Power consumption
- must stay within limits

15 August 2018 VLSI Design 64


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Why Low Power?
• Longer Battery life:
- A4 size portable multimedia terminal
with off-the-shelf components
dissipates 40W
- NiH batteries (65 watt-hrs./kg.) weigh
6Kg for a 10 hour operation
- Li-ion or Li-Polymer (100watt-hrs/Kg)
weigh 4Kg.

15 August 2018 VLSI Design 65


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Why Low Power?
Smaller weight:
Less cooling requirement
Current Microprocessor with 100-200
MHz clock, dissipates 15-30W
Extrapolation: 10 sq.cm. Microprocessor
at 500MHz would dissipate 300W
Reliability
Environmental friendliness

15 August 2018 VLSI Design 66


Low Power Design Spec.
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

•Voltage Control

• Minimizing Capacitance

• Minimizing Switching activity

15 August 2018 VLSI Design 67


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Voltage Control
• Scaling VDD:
- Quadratic effect in power
- Minimum VDD =VTh,nMOS+ VTh,pMOS
- Whole Chip scaling: maximum advantage
- Individual Modules: needs voltage converters
- Adaptive Scaling
• Scaling VTh:
- Allows VDD to be scaled without loss of speed
- Limited by noise margin requirements

15 August 2018 VLSI Design 68


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Minimizing Capacitance
• Device and Interconnect Capacitance:
- Design Optimizations

• Parasitic Capacitance:
- Process Optimizations

15 August 2018 VLSI Design 69


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Minimizing Switching Activity
Minimize amount of useful switching
required

 Minimize Glitches

 Eliminate Clock:
- asynchronous design

15 August 2018 VLSI Design 70


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Power Reduction at Various Steps in Design

• Application technology and algorithms


level
• Process Level
• System design level
• Behavioral/RTL synthesis level
• Logic Design level
• Physical Design Level

15 August 2018 VLSI Design 71


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Design Alternatives
• Microprocessors
- Ideal, if fast enough
• Gates, MSI, PALs
- Outdated, inefficient, inflexible
• Dedicated Standard Chip Sets
- Cheap, but no product differentiation
• ASIC’s
- Only for rock-stable, high-volume designs

15 August 2018 VLSI Design 72


ASIC’s: Becoming Less Attractive
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

•Non-Recurring Engineering cost increases


- more masking steps
- more expensive masks

• Minimum order quantity rises


- Larger wafers, smaller die

• Silicon capability exceeds user requirement

15 August 2018 VLSI Design 73


Recent Developments
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

•Deep submicron arrived unexpectedly early


--> 0.5 -> 0.35 -> 0.25 -> 0.18 micron

• Deep submicron technology provides


“for free”
- Speed, Density, Low cost

• But it requires voltage migration


-> 5V -> 3.3V -> 2.5V -> 1.8V -> 1.5V -> ?

15 August 2018 VLSI Design 74


Recent Developments
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

• Standard Product Advantages


- Steep learning curve, cost decline
- performance gain, speed binding

• IC manufacturing is best for


mass-production
- Custom devices have an inherent
disadvantage

15 August 2018 VLSI Design 75


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

“This is the cause for which


ASIC Suppliers
are leaving this
overly competitive market”

15 August 2018 VLSI Design 76


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

However, Programmable
Logic can be used for…….
- Flexibility and Performance

15 August 2018 VLSI Design 77


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

FPGAs & Design Softwares


are good enough
- better & better than ASIC’s
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

• Adequate Capacity, Performance


-20,000 gates, 85MHz in 1998
-1,00,000 gates, 200MHz in 2005-06

15 August 2018 VLSI Design 79


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
The Programmable Frontier

Then:1999 In :2006-07
• 250K gates • 1 Million gates
• 100 MHz •170MHz
•$5 •@1.95$ for Spartan XL

Four times bigger and thrice as fast at half


the price in one year

15 August 2018 VLSI Design 80


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
The Programmable Frontier
8.2i Device Support
all Xilinx leading FPGA/CPLD families
• New leading-edge device families

• ISE advantages can be leveraged across various


Engineering courses
– Across all device families and design sizes

15 August 2018 VLSI Design 81


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

FPGA’s avoid the risks of ASIC’s


- The Design Risk
- The Time to Market Risk
- The Inventory Risk

15 August 2018 VLSI Design 82


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
The Compelling Conclusion
Programmable is the way to go!
• FPGA’s provide performance and
flexibility:
- the performance of custom-hardware
- the ease of design and inherent
flexibility of a microprocessor solution

15 August 2018 VLSI Design 83


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

Is it true that always one


should go for FPGA ????

For the Mass Production ! ! !

15 August 2018 VLSI Design 84


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

VLSI Design Methodology


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

15 August 2018
VLSI Design
86
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Flow
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

15 August 2018
VLSI Design
88
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 90


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 91


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 92


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 93


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 94


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 96


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 97


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 98


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 99


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 100


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 101


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

15 August 2018
VLSI Design
102
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 103


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 104


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 105


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 106


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 107


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 108


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 109


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 110


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 111


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 112


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 113


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 114


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 115


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 116


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
HDL based Design
VHSIC Hardware Description Language
One should learn VHDL for IC Design.
Aldec is a good Vendor for VHDL Compiler.

15 August 2018 VLSI Design 117


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Aldec-HDL for HDL Design
Features:
• Very good Front-end tool for VHDL/
Mixed-HDL
• No more Schematic design
• Compatible with almost all VLSI tool
• Floating License (no hardware)
• Well compatible with Xilinx Back-end

15 August 2018 VLSI Design 118


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 119


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 120


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 121


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

Use
synthesizer
to generate
the Gate
Level netlist

15 August 2018 VLSI Design 122


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 123


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 124


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 125


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 126


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology

15 August 2018 VLSI Design 127


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Overview of Design Styles

15 August 2018 VLSI Design 128


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

We must have a
well-defined
VLSI Design Methodology
to handle these
complex problems….

15 August 2018 VLSI Design 129


FPGA Design Flow
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

15 August 2018 VLSI Design 130


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
The Beauty of Tanner Tool

15 August 2018 VLSI Design 131


Layout of an Inverter
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

pMOS

nMOS

15 August 2018 VLSI Design 132


Layout of 3 input NAND gate
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR

15 August 2018 VLSI Design 133


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Electronic design automation (EDA) Tools

OrCAD - Schematic Design


PCAD - PCB Design
PSpice - Analog/Digital/Mixed-Signal
Design
Xilinx - Design, Simulation &
Implementation
ALDEC - VHDL/Verilog Simulator
MicroTec - Process Simulation
Tanner - Schematic & Layout Design
(Achieved Chip)
15 August 2018 VLSI Design 134
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
For Advanced VLSI Design
Synopsys IC Station

Synopsys/SILVACO TCAD

Cadence IC Station

15 August 2018 VLSI Design 135


NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Prerequisites!

Electronic Devices
Electronic Circuits
Digital Logic Design

15 August 2018 VLSI Design 136

You might also like