8085 Microprocessor Ramesh S Gaonkar
8085 Microprocessor Ramesh S Gaonkar
VLSI Design
Dr. T. R. Lenka
Asst. Professor, Dept. of ECE
Transport
Computation
Military Military
Communication
Transport
Physics Industrial
Space Consumer
Chemistry Electronics
Entertainment
Material Very Large Subjects Integration
Economics
Health Electronics
Communication Mathematics
……….. Computer
science
Very Large Application Integration
Biology
Language
……. Courtesy: Dr. S C Bose, CEERI, Pilani
First transistor on Ge
Bell Labs, 1947-1948
15 August 2018 VLSI Design 6
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Inventor of First IC
Jack Kilby
1923 - 2005
Texas Instruments
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
15 August 2018
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
1959
1960
1961
1962
VLSI Design
1966
1967
1968
1969
1970
Moore’s Law
1971
1972
1973
1974
1975
10
Moore's first law: transistors integrated on a single chip
(Commercial Products)
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Number of transistors per chip (Complexity)
1.0E+09
1.0E+08 Predicted
1.0E+07
1.0E+06
1.0E+05
1.0E+04
1.0E+03
1.0E+02
1.0E+01
1.0E+00
1960 1965 1970 1975 1980 1985 1990 1995 2000 2006
Year
15 August 2018 VLSI Design 11
The First Computer
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
The Babbage
Difference Engine
(1832)
25,000 parts
cost: £17,470
Bipolar
logic
1960’s
10ns
nMOS
1ns
CMOS
BiCMOS
ECL
100ps
GaAs
1971
1000 transistors
1 MHz operation
2002
42 million
transistors
3GHz operation
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
ULSI and SOC
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
0.18µ VLSI Technology
Challenges:
How to cope with Design
Complexity?
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
15 August 2018
VLSI Design
30
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
15 August 2018
VLSI Design
31
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
15 August 2018
VLSI Design
32
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
15 August 2018
VLSI Design
33
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
15 August 2018
VLSI Design
34
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
As Technology Scaled Down…..
1 Billion
K Transistors
1,000,000
100,000
Pentium® III
10,000 Pentium® II
Pentium® Pro
1,000 Pentium®
i486
100 i386
80286
10 8086
Source: Intel
1
1975 1980 1985 1990 1995 2000 2005 2010 2015
Courtesy, Intel
Projected
15 August 2018 VLSI Design 37
Moore’s law in Microprocessors
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
1000
10
P6
Pentium® proc
1 486
386
0.1 286
8085 8086
0.01 8080
8008
4004
0.001
1970 1980 1990 2000 2010
Year
Courtesy, Intel
P6
486 Pentium ® proc
10 386
286
8080 8086
8085 ~7% growth per year
8008
4004 ~2X growth in 10 years
1
1970 1980 1990 2000 2010
Year Courtesy, Intel
P6
100
Pentium ® proc
486
10 8085 386
8086 286
1 8080
8008
4004
0.1
1970 1980 1990 2000 2010
Year Courtesy, Intel
P6
Pentium ® proc
Power (Watts)
10
486
8086 286
386
8085
1 8080
8008
4004
0.1
1971 1974 1978 1985 1992 2000
Year Courtesy, Intel
1000 500W
Pentium® proc
100
286 486
10 8086 386
8085
8080
8008
1 4004
0.1
1971 1974 1978 1985 1992 2000 2004 2008
Year Courtesy, Intel
Nozzle
1000
Nuclear
Reactor
100
8086
10 4004 Hot Plate P6
8008 8085 386 Pentium® proc
286 486
8080
1
1970 1980 1990 2000 2010
Year Courtesy, Intel
Cell
Phone
Small Power
Signal RF RF
Digital Baseband
(DSP + MCU)
(Data from Texas Instruments)
MODULE
+
GATE
CIRCUIT
DEVICE
G
S D
n+ n+
300 mm
200 mm
150 mm
125 mm
100 mm
75 mm
3 4 5 6 8 12
Wafer
88 die
200-mm wafer
232 die
300-mm wafer
15 August 2018 VLSI Design 53
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Wafer Identifying Flats
Cost:
$-per-
Transistor
1
0.1 Fabrication capital cost per transistor (Moore’s law)
0.01
0.001
0.0001
0.00001
0.000001
0.0000001
1982 1985 1988 1991 1994 1997 2000 2003 2006 2009 2012
Pins
15 August 2018
VLSI Design
61
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
Verifying Design is IMPORTANT !!!
•Voltage Control
• Minimizing Capacitance
• Parasitic Capacitance:
- Process Optimizations
Minimize Glitches
Eliminate Clock:
- asynchronous design
However, Programmable
Logic can be used for…….
- Flexibility and Performance
Then:1999 In :2006-07
• 250K gates • 1 Million gates
• 100 MHz •170MHz
•$5 •@1.95$ for Spartan XL
15 August 2018
VLSI Design
86
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Flow
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
15 August 2018
VLSI Design
88
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology
15 August 2018
VLSI Design
102
NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR
VLSI Design Methodology
Use
synthesizer
to generate
the Gate
Level netlist
We must have a
well-defined
VLSI Design Methodology
to handle these
complex problems….
pMOS
nMOS
Synopsys/SILVACO TCAD
Cadence IC Station
Electronic Devices
Electronic Circuits
Digital Logic Design