Scribd
Upload
59 views5 pages

Reconfigurable Antenna For Radar Applications

This document discusses the design and simulation of a power supply circuit for a TR (transmission and receiving) module using PSPICE software. The power supply circuit regulates a high input voltage down to +/-5V and 4A to power the TR module. The objectives are to simulate the power supply circuit in PSPICE and analyze its steady state AC response, transient response, frequency response, and behavior. The next step will be to monitor the status of critical factors in the TR module using an ADC IC and FPGA programming.

Uploaded by

Rahul prabha
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
59 views5 pages

Reconfigurable Antenna For Radar Applications

This document discusses the design and simulation of a power supply circuit for a TR (transmission and receiving) module using PSPICE software. The power supply circuit regulates a high input voltage down to +/-5V and 4A to power the TR module. The objectives are to simulate the power supply circuit in PSPICE and analyze its steady state AC response, transient response, frequency response, and behavior. The next step will be to monitor the status of critical factors in the TR module using an ADC IC and FPGA programming.

Uploaded by

Rahul prabha
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 5

Design And Simulation of Power Supply and

“RECONFIGURABLE ANTENNA
Status Monitoring of TR Module Using
FOR RADAR
PSPICE APPLICATIONS”
and FPGA Programming
Batch members
Batch members
NANDA KUMAR A (1MJ13TE001 )
Rahul P (1MJ13TE023)
AMEER S (1MJ13TE004)
Naveen M (1MJ13TE020)
NAVEEN SHARMA (1MJ13TE021)
Sujit M V (1MJ14TE028)
NISCHAL V (1MJ13TE022)
Gowtham R (1MJ13TE012)
ExternalGuide
External Guide
Internal
InternalGuide
Guide Mr. Hassen DASBasha
Mr. Sandeep
RAMYA Kumar
V SOUMEN
Scientist‘D’
Scientist D
Assistant
AssistantProfessor
Professor Radio Antenna Microwave Division[RAMD
Dept.
Dept.of
ofTelecommunication
TelecommunicationEngineering
Engineering RADAR-2 DIV, LRDE
Electronics and Radar
DRDO, Development
Bangalore
MVJCE,
MVJCE,Bangalore
Bangalore Establishment[LRDE]
OVERVIEW
• Introduction
•“RECONFIGURABLE
Block Diagram ANTENNA
• Objective
FOR RADAR APPLICATIONS”
Batch members
NANDA KUMAR A (1MJ13TE001 )
AMEER S (1MJ13TE004)
NAVEEN SHARMA (1MJ13TE021)
NISCHAL V (1MJ13TE022)

Internal Guide External Guide


RAMYA V SOUMEN DAS
Assistant Professor Scientist ‘D’
Dept. of Telecommunication Engineering RADAR-2 DIV, LRDE
MVJCE, Bangalore DRDO, Bangalore
INTRODUCTION
 The basic building block of active phased array radar is a TR module
(Transmission and Receiving).
“RECONFIGURABLE ANTENNA
FOR RADAR APPLICATIONS”
 The TR module power supply circuit provides required supply voltage and
current to these circuits.
Batch members
NANDA
 The power supply circuit KUMAR
is essential toAregulate
(1MJ13TE001 )
high voltage level and
AMEER S (1MJ13TE004)
bring it down to the typical
NAVEEN ±5VSHARMA
and 4A current. This kind of voltage
(1MJ13TE021)
regulation is achievedNISCHAL
by DC-DCVconvertors. (1MJ13TE022)

 Critical factorsInternal
that influence External
Guide the system performance are Guide and
monitored
SOUMEN DAS
evaluated on a RAMYA
real timeVbasis Scientist ‘D’
Assistant Professor
Dept. of Telecommunication Engineering RADAR-2 DIV, LRDE
MVJCE, Bangalore DRDO, Bangalore
BLOCK DIAGRAM
OBJECTIVE
 The objective is to simulate a power supply circuit that brings down the
voltage level to a standard +/-5V and 4A current using the PSPICE software.
“RECONFIGURABLE ANTENNA
 The FOR RADAR
final observations made andAPPLICATIONS”
studied in the circuit simulation are
its Steady state AC analysis, Transient analysis, Frequency response
and behavioural analysis.
Batch members
NANDA KUMAR A (1MJ13TE001 )
AMEER S (1MJ13TE004)
 The next phase ofNAVEEN
the project is the status
SHARMA monitoring of the TR
(1MJ13TE021)
module using an ADC7927
NISCHALICV, Through(1MJ13TE022)
FPGA programming. This is
achieved using a Libero SoC design software where certain critical
factors thatInternal
influence the system performance are monitored.
Guide External Guide
RAMYA V SOUMEN DAS
Assistant Professor Scientist ‘D’
Dept. of Telecommunication Engineering RADAR-2 DIV, LRDE
MVJCE, Bangalore DRDO, Bangalore

You might also like