0% found this document useful (0 votes)
33 views12 pages

Presentation 1

The document compares and contrasts RISC and CISC architectures. RISC uses hardwired control units and data paths to directly execute instructions, while CISC relies on microcode and microinstructions to convert instructions before execution. CISC architectures have a control unit that manages both instruction and data paths, along with a microprogram control memory, while RISC separates the control unit and data path.

Uploaded by

Edith Castillo
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
33 views12 pages

Presentation 1

The document compares and contrasts RISC and CISC architectures. RISC uses hardwired control units and data paths to directly execute instructions, while CISC relies on microcode and microinstructions to convert instructions before execution. CISC architectures have a control unit that manages both instruction and data paths, along with a microprogram control memory, while RISC separates the control unit and data path.

Uploaded by

Edith Castillo
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 12

RISC CISC

MACHINE MACHINE INSTRUCTIONS


INSTRUCTIONS
MICROCODE
CONVERSION
INSTRUCTION MICROINSTRUCTION
EXECUTION
MICROINSTRUCTION
EXECITION
RISC ARCHITECTURE
HARDWIRED
DATA PATH
CONTROL UNIT

INSTRUCTION
DATA CACHE
CACHE

MAIN MEMORY
CISC ARCHITECTURE
INSTRUCTION
CONTROL UNIT
AND DATA PATH

MICROPROGRAM
CONTROL CACHE
MEMORY

MAIN MEMORY
8051 MICROCONTROLLER

TIMER 1
INTERRUPT CONTROL ROM RAM
TIMER 0

CPU
BUS I/O SERIAL
OSC CONTROL PORTS PORT
BASIC PROCESSOR

I/O
ALU PORTS

REGISTERS
FETCH

DECODE

EXECUTE

WRITE
Instruction
Fetch
Decode Non – pipelined
Execute
Write
Clock
Instruction
Fetch
Decode Pipelined
Execute
Write
Clock
COMPILED AND
UPLOADEDCODES

HOST USB
SIGNALS

USB
CONNECTOR

SERIAL
INTERFACE

ARDUINO UNO
CENTRAL PROCESSING UNIT

CONTROL UNIT

INPUT ARITHMETIC/LOGIC OUTPUT


DEVICE UNIT DEVICE

MEMORY UNIT
No. of transistors

Date that introduced


INSTRUCTION
CONTROL UNIT
AND DATA PATH

CACHE

MAIN MEMORY

You might also like