Scribd
Upload
108 views12 pages

Corporate Institute of Science & Technology, Bhopal Department of Electronics & Communications

The document outlines the 9 step process for fabricating an NMOS transistor. Step 1 involves doping a silicon wafer with boron. Step 2 grows a layer of silicon dioxide on the wafer's surface. Step 3 coats the wafer with photoresist. Step 4 exposes the photoresist to UV light through a mask, defining regions for diffusion and transistor channels. Step 5 etches away exposed areas of silicon dioxide and photoresist. Step 6 grows another thin silicon dioxide layer and deposits polysilicon for gates. Step 7 patterns the polysilicon and diffuses n-type impurities for sources and drains. Step 8 grows thick oxide and etches contacts. Step 9 deposits and patterns metal for interconnections.

Uploaded by

kkp0650
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
108 views12 pages

Corporate Institute of Science & Technology, Bhopal Department of Electronics & Communications

The document outlines the 9 step process for fabricating an NMOS transistor. Step 1 involves doping a silicon wafer with boron. Step 2 grows a layer of silicon dioxide on the wafer's surface. Step 3 coats the wafer with photoresist. Step 4 exposes the photoresist to UV light through a mask, defining regions for diffusion and transistor channels. Step 5 etches away exposed areas of silicon dioxide and photoresist. Step 6 grows another thin silicon dioxide layer and deposits polysilicon for gates. Step 7 patterns the polysilicon and diffuses n-type impurities for sources and drains. Step 8 grows thick oxide and etches contacts. Step 9 deposits and patterns metal for interconnections.

Uploaded by

kkp0650
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 12

CORPORATE INSTITUTE OF SCIENCE &

TECHNOLOGY , BHOPAL
DEPARTMENT OF ELECTRONICS &
COMMUNICATIONS
NMOS FABRICATION PROCESS
- PROF. RAKESH K. JHA

NMOS FABRICATION PROCESS

Step1

Processing is carried on single crystal silicon of high purity on which


required P impurities are introduced as crystal is grown. Such wafers are
about 75 to 150 mm in diameter and 0.4 mm thick and they are doped
with say boron to impurity concentration of 10 to power 15/cm3 to 10 to
the power 16 /cm3.

NMOS FABRICATION PROCESS


Step-

A layer of silicon di oxide (SiO2) typically 1 micrometer thick


is grown all over the surface of the wafer to protect the surface,
acts as a barrier to the dopant during processing, and provide a
generally insulating substrate on to which other layers may be
deposited and patterned.

NMOS FABRICATION
PROCESS
Step3

The surface is now covered with the photo resist which is


deposited onto the wafer and spun to an even distribution
of the required thickness.

NMOS FABRICATION PROCESS


Step

4:

The photo resist layer is then exposed to ultraviolet light through


masking which defines those regions into which diffusion is to take
place together with transistor channels. Assume, for example , that
those areas exposed to uv radiations are polymerized (hardened),
but that the areas required for diffusion are shielded by the mask
and remain unaffected.

NMOS FABRICATION PROCESS


Step5

These areas are subsequently readily etched away together with the
underlying silicon di oxide so that the wafer surface is exposed in the
window defined by the mask.

NMOS FABRICATION PROCESS

Step6

The remaining photo resist is removed and a thin layer of SiO2


(0.1 micro m typical) is grown over the entire chip surface and
then poly silicon is deposited on the top of this to form the gate
structure. The polysilicon layer consists of heavily doped
polysilicon deposited by chemical vapour deposition (CVD). In
the fabrication of fine pattern devices, precise control of
thickness, impurity concentration, and resistivity is necessary

NMOS FABRICATION PROCESS

Step7

Further photo resist coating and masking allows the poly silicon to be
patterned and then the thin oxide is removed to expose areas into which
n-type impurities are to be diffused to form the source and drain.
Diffusion is achieved by heating the wafer to a high temperature and
passing a gas containing the desired n-type impurity.

NMOS FABRICATION PROCESS

NMOS FABRICATION PROCESS

Step8

Thick oxide (SiO2) is grown over all again and is then masked with
photo resist and etched to expose selected areas of the poly silicon gate
and the drain and source areas where connections are to be made.
(contacts cut)

NMOS FABRICATION PROCESS

Step9

The whole chip then has metal (aluminium) deposited over its surface to
a thickness typically of 1 micro m. This metal layer is then masked and
etched to form the required interconnection pattern.

THE END

You might also like