Scribd
Upload
192 views

Chapter 6 Interrupt Programming

This document discusses interrupt programming in microcontrollers. It begins by explaining why interrupts are needed when devices like keyboards, mice, displays etc occasionally require CPU service in an unpredictable way. Polling is introduced as one solution but it is inefficient as the CPU spends most of its time checking devices even when there are no requests. Interrupts provide a more efficient solution by allowing devices to notify the CPU only when they need service. The document then discusses how MCUs respond to interrupts by saving state and jumping to an interrupt service routine (ISR). It provides examples of interrupt sources and priorities on a PIC18 MCU. Interrupt enabling and the use of special function registers like INTCON, PIR and P

Uploaded by

Andy Wo
Copyright
© © All Rights Reserved
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
192 views

Chapter 6 Interrupt Programming

This document discusses interrupt programming in microcontrollers. It begins by explaining why interrupts are needed when devices like keyboards, mice, displays etc occasionally require CPU service in an unpredictable way. Polling is introduced as one solution but it is inefficient as the CPU spends most of its time checking devices even when there are no requests. Interrupts provide a more efficient solution by allowing devices to notify the CPU only when they need service. The document then discusses how MCUs respond to interrupts by saving state and jumping to an interrupt service routine (ISR). It provides examples of interrupt sources and priorities on a PIC18 MCU. Interrupt enabling and the use of special function registers like INTCON, PIR and P

Uploaded by

Andy Wo
Copyright
© © All Rights Reserved
Available Formats
Download as PPT, PDF, TXT or read online on Scribd
You are on page 1/ 30

Chapter 6

Interrupt Programming

Why Interrupt?
A computer is much more than the CPU
Keyboard, mouse, screen, disk drives,
scanner, printer, sound card, camera, etc.

These devices occasionally need CPU


service
But we cant predict when

Solution 1: CPU periodically checks


each device to see if it needs service
Polling
2

Disadvantage of Polling
Polling is like picking up your phone
every few seconds to see if you have a
call.
You may get a few phone calls a day
99% of your effort will be wasted
checking the phone.
Takes CPU time even when no request
pending
3

Example of Polling in Chapter 5


Create a square wave of 50% duty cycle on
PORTB<5> bit. Here the CPU spends most of the
time of this program to check the interrupt flag.
bcf
bcf
movlw
movwf
Here: movlw
movwf
movlw
movwf
bcf
bsf
Again:btfss
bra
btg
bcf
bra

TRISB, 5
PORTB, 5
B 00001000
T0CON
0xFF
TMR0H
0xF2
TMR0L
INTCON, TMR0IF
T0CON, TMR0ON
INTCON, TMR0IF
Again
PORTB, 5
T0CON, TMR0ON
Here

; Set PB5 as output


; 16-bit, int clk, no prescaler
; TMR0H = 0xYY
; TMR0L = 0xXX
; Clear timer interrupt flag
; start Timer 0

; load TMR0H and TMR0L again

Interrupt
Whenever a device needs the CPUs
service, the device notifies it by sending
an interrupt signal.
CPU then stops and serves the device.
Polling is like picking up your phone
every few seconds to see if you have a
call. Interrupts are like waiting for the
phone to ring.
5

MCU Response to Interrupts


If the interrupt request is present, the MCU:

Completes the execution of the current instruction


Saves the address of the program counter on the
stack

MCU is redirected to the memory location


where the interrupt request can be met.
The set of instructions written to meet the
request is called an interrupt service
routine (ISR). The interrupt flag has to be
reset in ISR.
Once the request is accomplished, the MCU
should find its way back to the next
instruction, where it was interrupted.
6

PIC18 Interrupt
PIC18 Microcontroller family
Has multiple sources that can send
interrupt requests that can be classified
into:
Internal Events
External Events

Has a priority scheme divided into two


groups
High Priority
Low Priority
7

PIC18 Interrupt Sources


Internal peripheral sources

Examples: Timers, A/D Converter, UART

External sources
Three pins of PORTB -RB0/INT0, RB1/INT1,and
RB2/INT2
These pins can be used to connect external
interrupting sources such as keyboards or
switches
Can select whether a rising or falling edge triggers
an interrupt.

Change in logic levels of pins RB4-RB7 of


PORTB can be recognized as interrupts
8

PIC18 Interrupt Sources


Each interrupt source has:
A flag bit to indicate whether the interrupt
has occurred (e.g., TMR0IF)
An enable bit to enable/disable the interrupt
source (e.g., TMR0IE)
A priority bit to select priority. This bit has
effect only when the priority scheme is
enabled. (e.g., TMR0IP)

Special Function Registers (SFRs)

RCON register sets up global priority.


INTCON registers deal primarily with
external interrupt sources.

INT0, INT1, INT2: Pins connecting external


interrupting sources
Change in logic levels of pins RB4-RB7 of
PORTB

PIR: Flag bits of internal peripheral


interrupt sources.
PIE: Enable bits of internal peripheral
interrupt sources.
IPR: Priority bits of internal peripheral
interrupt sources.

10

Interrupt Priorities
The interrupt priority feature is enabled
by Bit7 (IPEN) in RCON register.
2 Cases:
IPEN = 0: Interrupt priority is disabled.
IPEN = 1: Interrupt priority is enabled.
Interrupts are associated with high and low
priorities.
A high-priority interrupt can interrupt a lowpriority interrupt in progress.
11

Interrupt Priorities Not Set (IPEN = 0)


All interrupts are treated as high-priority interrupts.
Core group are under the control of a two-level enabling
scheme
Global Interrupt Enable (GIE) bit
The enable bit of the interrupt source

Peripheral interrupts are under the control of a three-level


enabling scheme
Global Interrupt Enable (GIE) bit
Peripheral Interrupt Enable (PEIE) bit
The enable bit of the interrupt source

Interrupt sources that are in the core group include:


INT0, INT1, INT2 external interrupts
Timer 0 overflow interrupt
PORT B Level-Change interrupts

Other interrupt sources are considered peripheral sources


12

Interrupt Priorities Set (IPEN = 1)


High-priority interrupts are under the
control of a two-level enabling scheme

Global High-Priority Interrupt Enable (GIEH) bit


The enable bit of the interrupt source

Low-priority interrupts are under the


control of a three-level enabling scheme

Global High-Priority Interrupt Enable (GIEH) bit


Global Low-Priority Interrupt Enable (GIEL) bit
The enable bit of the interrupt source

GIEH has the same location as the GIE bit


and GIEL has the same location as the
PEIE bit. They are interpreted differently
when IPEN = 1.
13

Interrupt Service Routine (ISR)


When an interrupt occurs, the MCU:

Completes the instruction being executed


Disables global interrupt enable
Places the address from the program counter on
the stack
call ISR

The starting address of the ISR (aka interrupt


vector) is predefined:
High Priority Interrupt 0x000008
Low Priority Interrupt 0x000018
14

Interrupt Service Routine (ISR)


Attends to the request of an interrupting
source
Clears the interrupt flag
Should save register contents that may be affected
by the code in the ISR
Must be terminated with the instruction RETFIE

retfie

Return from interrupt


PC = TOS
Enable the global interrupt bit.
15

Interrupt Priorities Not Set (IPEN = 0)

16

Interrupt Priorities Set (IPEN = 1)

17

retfie vs. return


Both instructions pops the TOS into PC.
Recall: The global interrupt enable (GIE)
flag has been disabled when an
interrupt is evoked to prevent multiple
interrupts.
RETFIE enables the global interrupt
enable, while RETURN does not.

18

Example with Interrupt Priorities Disabled


We have used polling to create a square
wave of 50% duty cycle on PORTB<5>
bit.
In this example, we implement the same
thing using interrupt with interrupt
priorities disabled (IPEN = 0).

19

Example with Interrupt Priorities Disabled

Main:

ORG 0x0000
goto Main
ORG 0x0008
goto T0_ISR
ORG 0x0100
bcf TRISB, 5
bcf PORTB, 5
movlw 0x08; Timer0, 16-bit, no prescale, internal ck
movwf T0CON
movlw 0xFF
movwf TMR0H
movlw 0xF2
movwf TMR0L; load FFF2 to TMR0
bcf
RCON, IPEN; Disable Interrupt Priorities
bcf
INTCON, TMR0IF; Clear interrupt flag bit
bsf
INTCON, TMR0IE; enable Timer0 interrupt
bsf
INTCON, GIE; enable global interrupt
bsf
T0CON, TMR0ON; start Timer0
20
bra
$

Example with Interrupt Priorities Disabled


T0_ISR:

EXIT:

ORG 0X0200
btfss INTCON, TMR0IF
bra
EXIT
bcf
INTCON, TMR0IF
btg
PORTB, 5; toggle PortB.5 to create sq. wave
movlw 0xFF
movwf TMR0H
movlw 0xF2
movwf TMR0L; Reinitialize TMR0 to FFF2
retfie
END

21

Example: Observations
We avoided using the memory space allocated
to the interrupt vector table.
When awakened at address 0x0000, PIC18
executed the goto instruction, which redirects the
controller away from the interrupt vector table.

In Main, we enabled:
Timer0 interrupt: bsf INTCON, TMR0IE
Global interrupt: bsf INTCON, GIE

In Main, we initialized the Timer0 registers and


then enter an infinite loop. We waited for the
TMR0IF flag to be raised when Timer0 rolls
over.
22

Example: Observations
When TMR0IF flag is raised, the MCU gets out
of the infinite loop in Main and goes to 0x0008
to execute the ISR associated with Timer0.
At this time, GIE bit is cleared indicating that the
MCU is currently serving an interrupt and
cannot be interrupted again.
The ISR for Timer0 is located starting at
memory location 0x0200 because it is too large
to fit into address space 0x08-17, the address
allocated to high-priority interrupts.
Upon execution of retfie, the program gets back
to Main and GIE is enabled to indicate that it
23
can now accept new interrupts.

Example of a low-priority interrupt


In this example, we implement the same
thing as the last example with
interrupt priorities enabled (IPEN = 1).
interrupt set to low priority

24

Example of a low-priority interrupt


ORG 0x0000
goto Main
ORG 0x0008
retfie; high-priority interrupt
ORG 0x0018
goto T0_ISR; low-priority interrupt
ORG 0x0100
Main:
bcf TRISB, 5
bcf PORTB, 5
movlw 0x08
movwf T0CON
movlw 0xFF
movwf TMR0H
movlw 0xF2
movwf TMR0L
bsf
RCON, IPEN;
enable priority interrupt
bcf
INTCON, TMR0IF; clear TMR0 interrupt flag
bsf
INTCON, TMR0IE; enable TMR0 overflow interrupt
bcf
INTCON2, TMR0IP; set TMR0 interrupt to low
priority
bsf
INTCON, GIEH; enable high priority interrupt
bsf
INTCON, GIEL; enable low priority interrupt
bsf
T0CON, TMR0ON
BRA
$

25

Example of a low-priority interrupt


ORG 0X0200
btfss INTCON, TMR0IF
bra EXIT
bcf INTCON, TMR0IF
btg PORTB, 5
movlw 0xFF
movwf TMR0H
movlw 0xF2
movwf TMR0L

T0_ISR:

EXIT:

RETFIE
END

26

Example: Observation
To activate a low-priority interrupt, we
need to enable three bits:
Global High-Priority Interrupt Enable (GIEH)
bit (bsf
INTCON, GIEH)
Global Low-Priority Interrupt Enable (GIEL)
bit (bsf
INTCON, GIEL)
The enable bit of the interrupt source (bsf
INTCON, TMR1IE)

Low priority interrupt is served at memory


location 0x0018.
27

Application: Display the digits you enter


from a keypad
You may ask: In the examples, the main
function is doing nothing anyways, why
not just use polling?
There are situations when interrupt must
be used because there are two things that
must be handled simultaneously, e.g.:
Detecting what keys are entered from the
keypad.
Displaying the digits that have been entered in
the 4-digit 7-segment LED.
28

Application: Display the digits you


enter from a keypad
Main Program:

Store the four digits that was entered previously.


Initialize the four digits to be say 0000 when
nothing has been entered yet.
Initialize the 4-digit 7-segment LED to display the
first digit.
Perform keypad scanning operation.

Use of Interrupt:

Program Timer 0 to generate a 5ms delay.


TMR0IF is raised at the end of 5ms.
Get out of the main function to serve the interrupt
request when TMR0IF = 1.
Program ISR so that the next digit is displayed.
29

You should be able to ....


Identify the difference between polling
and interrupt
List the advantages of interrupts
Enable and disable PIC18 interrupts
Explain how interrupts are handled
when global interrupt priority is
disabled and enabled
Define the priorities of different interrupt
sources in PIC18
Write interrupt service routines (ISR). 30

You might also like