Introduction of Intel Processors
Introduction of Intel Processors
Processors
80386DX
Features of 80386DX
It supports 8/16/32 bit data operands
It has 32-bit internal registers
It supports 32-bit data bus and 32-bit
non-multiplexed address bus
It supports
Physical Address of 4GB
Virtual Address of 64TB
Maximum Segment size of 4GB
Features of 80386DX
It operates in 3 different modes
Real
Protected
Virtual 8086
Architecture of 80386
UQ: Draw the block diagram of the
80386 DX Processor and explain
each block in brief
10
Architecture of
80386
Three Sections:
Bus Interface units
Central Processing
Unit
Memory
Management Unit
11
Architecture of 80386
The internal architecture of 80386 is
divided into three sections:
1.Central Processing Unit
2.Memory Management Unit
3.Bus Interface unit
12
13
Instruction Unit:
It decodes the opcode bytes received from
the 16-byte instruction queue and arranges
them into a 3-decoded instruction queue.
After decoding it is passed to control section
for deriving necessary control signals
14
Element of the EU
Flags register
Holds status and control information
General-purpose registers
Holds address or data information
Control ROM
Contains microcode sequences that define
operations performed by machine instructions
17
Paging Unit
It organizes physical memory in terms of pages
of 4KB size
It works under the control of segmentation unit
It converts linear addresses into physical
addresses
The control and attribute PLA checks privileges
at page level.
19
Bus Interface
Unit
It has a prioritizer to
resolve the priority of
various bus requests.
This controls the access
of the bus
The address driver drives
the bus enable and
address signals A2 A31.
The pipeline/bus size
unit handles the control
signals for pipelining and
dynamic bus sizing units
20
21
22