DPU4F
DPU4F
DPU4F
S. IT PERFORMS PRIMARY DATA ACQUISITION , CONTROL & DATA PROCESSING FUNCTIONS. MOUNTED IN A SINGLE SLOT OF THE 8 PAC RACK. OPERATES IN CONJUNCTION WITH THE I/O MODULES. CAPABLE OF COMMUNICATING WITH OTHER DEVICES SUCH AS PLCs. CAPABLE OF BEING CONFIGURED AS A BACKUP PAIR. PROVIDES CONNECTIVITY TO MAXNET & RESIDES AS A STATION ON THE MAXNET ALONG WITH THE I/O MODULES. ON THE MAXNET EACH DPU/DPU PAIR IS IDENTIFIED WITH A UNIQUE ETHERNET IP ADDRESS.
DISTRIBUTED PROCESSING UNIT DPU4F SCANS AND PROCESSES INFORMATION FOR USE BY OTHER DEVICES IN THE maxDNA SYSTEM. IT PERFORMS : CALCULATIONS & ALARMING. LOGGING OF SOE AT 1 ms RESOLUTION. ACQUISITION OF TREND INFORMATION. CONTINUOUS SCANNING OF I/O MODULES. EXECUTION OF CONTROL ALGORITHMS(CONFIGURATIONS) FOR PROCESS CONTROL & DATA ACQUISITION.
PDP401 --- DPU 4F PRIMARY PDP403 --- DPU 4F SECONDARY (WITH BACKUP CABLE) PDP406 --- DPU 4F WITH IRIG , PRIMARY PDP408 --- DPU 4F WITH IRIG , SECONDATY(WITH BACKUP CABLE)
DPU 4F -- SPECIFICATIONS
COMPACT FLASH
ON BOARD
REGULATORS
NET A CONTR
ETHERNET
CONTROLLER
BIOS FLASH
5V/3.3V/2.1V
24V IN
I/O BACKPLANE
SHARED RAM
BACK UP CONTR
ETHERNET CONTROLL ER
CONTROL PROCESSOR
IOM PROCESSOR
(CP)
IRIG FRONT END (OPTIONAL)
MEMORY BUS
(IOM)
IOM FPGA SDRAM
I/O BUS
BACKUP LED IOM STATUS LED I/O STATUS LED CP STATE LED
STATE LED
RESET BUTTON
TAKEOVER BUTTON SERIAL PORT (OPTIONAL) IRIG-B PORT (OPTIONAL)
PRESSING THIS BUTTON WILL CAUSE THE DPU TO STOP CONTROLLING & GO THROUGH A RESET CYCLE.
PRESSING THIS BUTTON WILL CAUSE A PREVIOUSLY INACTIVE DPU TO GO ACTIVE. OPTIONAL RS232 SERIAL PORT WITH RJ45 CONNECTOR FOR INTERFACING WITH EXTERNAL PLC TYPE DEVICES. BNC CONNECTOR WHICH SUPPORTS AN INTERFACE TO A GPS RECIEVER. THIS OPTION ALLOWS TIME SYNCHRINISATION TO GLOBAL TIME.
DPU4F-module
OPERATOR INTERFACE