Scribd
Upload
191 views

Lab File: Submitted To Submitted by

The document contains the VHDL code and results for implementing various digital logic circuits including a 2:4 decoder, 4:1 multiplexer, 1:4 demultiplexer, full adder, half adder, half subtractor, D flip-flop, T flip-flop, parity generator, 1-bit comparator, up-down counter, and basic logic gates. The code was submitted to the ECE department for a VHDL lab assignment. RTL schematics are provided for each circuit design.

Uploaded by

Prabhjinder Singh Aulakh
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
191 views

Lab File: Submitted To Submitted by

The document contains the VHDL code and results for implementing various digital logic circuits including a 2:4 decoder, 4:1 multiplexer, 1:4 demultiplexer, full adder, half adder, half subtractor, D flip-flop, T flip-flop, parity generator, 1-bit comparator, up-down counter, and basic logic gates. The code was submitted to the ECE department for a VHDL lab assignment. RTL schematics are provided for each circuit design.

Uploaded by

Prabhjinder Singh Aulakh
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
You are on page 1/ 19

VHDL

LAB FILE

SUBMITTED TO
Mr. Sandeep Choudhary Assistant Professor ECE Dept.

SUBMITTED BY
Prabhjinder Singh Aulakh 2209139 ECE II

DEPARTMENT OF ELECTRONICS AND COMMUNUNICATION ENGINEERING SWAMI DEVI DYAL INSTITUTE OF ENGINEERING & TECHNOLOGY DISTT - PANCHKULA (BARWALA)

HARYANA- 134118 INDEX . .

Sr. no 1 2 3 4 5 6 7 8 9 10 11 12

Program VHDL code for 2:4 Decoder VHDL code for 4:1 Multiplexer VHDL code for 1:4 Demultiplexer VHDL code for Full Adder VHDL code for Half Adder VHDL code for Half Subtractor VHDL code for D-FF VHDL code for T-FF VHDL Code for Parity Generator VHDL Code for 1 bit comparator VHDL code for up-down counter VHDL code for AND , OR , NAND and NOT gate

Page no 3 4 6 8 9 10 11 12 13 15 16 17

Date

Remark

EXPERIMENT NO. : 1
AIM: To implement VHDL code for 2:4 Decoder.

Apparatus used : Xilinx , Modelsim Software.


Code: library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity dec is Port ( a : in STD_LOGIC; b : in STD_LOGIC; e : in STD_LOGIC; z1 : out STD_LOGIC; z2 : out STD_LOGIC; z3 : out STD_LOGIC; z4 : out STD_LOGIC); end dec; architecture data of dec is signal abar,bbar:STD_LOGIC; begin z1 <= not (abar and bbar and e); abar <= not a; bbar <= not b; z2 <= not (abar and b and e); z3 <= not (a and bbar and e); z4 <= not (a and b and e); end data; Result : 2:4 Decoder using VHDL has been implemented.

RTL SCHEMATICS

EXPERIMENT NO. 2
AIM: To implement VHDL code for 4:1 Multiplexer.

Apparatus used : Xilinx , Modelsim Software.


Code: library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity mux is Port ( a : in STD_LOGIC; b : in STD_LOGIC; c : in STD_LOGIC; d : in STD_LOGIC; s0 : in STD_LOGIC; s1 : in STD_LOGIC; z : out STD_LOGIC); end mux; architecture Behavioral of mux is begin process(a,b,c,d,s0,s1) begin if s0='0' and s1='0' then z<=a; elsif s0='0' and s1='1' then z<=b; elsif s0='1' and s1='0' then z<=c; else z<=d; end if; end process; end Behavioral; Result: 4:1 Multiplexer has been implemented using VHDL code.

RTL SCHEMATICS

4:1 Multiplexer

EXPERIMENT NO. : 3
AIM: To implement VHDL code for 1:4 Demultiplexer.

Apparatus used : Xilinx , Modelsim Software.


Code: library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity demux is Port ( x : in STD_LOGIC; s0 : in STD_LOGIC; s1 : in STD_LOGIC; y0 : out STD_LOGIC; y1 : out STD_LOGIC; y2 : out STD_LOGIC; y3 : out STD_LOGIC); end demux; architecture Behavioral of demux is begin process(x,s0,s1) begin if s0='0' and s1='0' then y0<=x; elsif s0='0' and s1='1' then y1<=x; elsif s0='1' and s1='0' then y2<=x; else y3<=x; end if; end process; end Behavioral; Result: 1:4 Demultiplexer has been implemented using VHDL code.

RTL SCHEMATICS

4:1 Demultiplexer

EXPERIMENT NO. : 4
AIM: To implement VHDL code for Full Adder.

Apparatus used : Xilinx , Modelsim Software.


Code: library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity FA is Port ( a : in STD_LOGIC; b : in STD_LOGIC; c : in STD_LOGIC; s : out STD_LOGIC; cr : out STD_LOGIC); end FA; architecture data of FA is begin s <= a xor b xor c; cr <= (a and b)or(b and c)or(a and c); end data; Result : Full adder has been designed using VHDL code. RTL SCHEMATICS

EXPERIMENT NO. : 5
AIM: To implement VHDL code for Half Adder.

Apparatus used : Xilinx , Modelsim Software.


Code: library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity HA is Port ( a : in STD_LOGIC; b : in STD_LOGIC; s : out STD_LOGIC; c : out STD_LOGIC); end HA; architecture data of HA is begin s <= a xor b; c <= a and b; end data; RESULT: Half adder implemented using VHDL code. RTL SCHEMATICS

EXPERIMENT NO. : 6
AIM: To implement VHDL code for Half subtractor.

Apparatus used : Xilinx , Modelsim Software.


Code: Library IEEE; Use IEEE.STD_LOGIC_1164.ALL; Entity halfsubtractor is Port( a: in std_logic; b : in std_logic; diff : out std_logic; borrow : out std_logic); end halfsubtractor; architecture behavioral of halfsubtractor is begin diff <= a xor b; borrow<= (not a) and b; end behavioral; Result: Half subtractor implemented using VHDL code. RTL SCHEMATICS

10

EXPERIMENT NO. : 7
AIM: To implement VHDL code for D-FF.

Apparatus used : Xilinx , Modelsim Software.


Code: library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity dff is Port ( d : in STD_LOGIC; clk : in STD_LOGIC; reset : in STD_LOGIC; q : buffer STD_LOGIC); end dff; architecture Behavioral of dff is begin process(d,clk) variable temp :STD_LOGIC; begin if clk='1' and clk'event then temp := d; else temp := q; end if; q<=temp; end process; end Behavioral; Result: D-FF implemented using VHDL RTL SCHEMATICS

11

EXPERIMENT NO. : 8
AIM: To implement VHDL code for T-FF.

Apparatus used : Xilinx , Modelsim Software.


Code: library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity tff is Port ( t : in STD_LOGIC; clk : in STD_LOGIC; q : buffer STD_LOGIC); end tff; architecture behavioral of tff is begin process(t,clk) variable temp:STD_LOGIC; begin if clk='1' and clk'event and t='1' then temp:= not q; else temp:= q; end if; q<=temp; end process; end behavioral; Result : T-FF implemented using VHDL code. RTL SCHEMATICS

12

EXPERIMENT NO. : 9
AIM: To implement VHDL code for Parity Generator.

Apparatus used : Xilinx , Modelsim Software.


Code: library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity parity is Port ( a : in STD_LOGIC; b : in STD_LOGIC; c : in STD_LOGIC; d : in STD_LOGIC; e : in STD_LOGIC; f : in STD_LOGIC; g : in STD_LOGIC; h : in STD_LOGIC; even : buffer STD_LOGIC; odd : out STD_LOGIC); end parity; architecture DATA of parity is signal i,j,k,l,m,n:STD_LOGIC; begin i<=a xor b; j<=c xor d; k<=e xor f; l<=g xor h; m<=i xor j; n<=k xor l; even<=m xor n; odd<=not even; end DATA; Result: One bit parity generator implemented using VHDL code.

13

RTL SCHEMATICS

One bit Parity generator

14

EXPERIMENT NO. : 10
AIM : VHDL code for 1 Bit comparator in Behavioral Modeling style

Apparatus used : Xilinx , Modelsim Software.


Code: library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity Comparator is Port ( A : in STD_LOGIC; B : in STD_LOGIC; EQL : out STD_LOGIC; LT : out STD_LOGIC; GT : out STD_LOGIC); end Comparator; architecture Behavioral of Comparator is begin EQL <= NOT (A xor B); LT <= (not a) and B; GT <= A and (Not B); end Behavioral; Result: One bit comparator implemented using VHDL code in Behavioral style. RTL SCHEMATICS

15

EXPERIMENT NO. : 11
Aim: To implement Modulo Synchronous Up-Down Counter using VHDL. Apparatus used : Xilinx , Modelsim Software. Code: library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity counter is port(C, CLR, UP_DOWN : in std_logic; Q : out std_logic_vector(3 downto 0)); end counter; architecture archi of counter is signal tmp: std_logic_vector(3 downto 0); begin process (C, CLR) begin if (CLR='1') then tmp <= "0000"; elsif (C'event and C='1') then if (UP_DOWN='1') then tmp <= tmp + 1; else tmp <= tmp - 1; end if; end if; end process; Q <= tmp; end archi; Result : Modulo synchronous Up-Down Counter implemented using VHDL. RTL Schematics

16

EXPERIMENT : 12
Aim: To implement AND , OR , NAND and NOT gate using VHDL. apparatus used : Xilinx , Modelsim Software. Code: 1.1 AND GATE library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity AND2 is port(A,B : in std_logic; C : out std_logic); end AND2; architecture archi of AND2 is begin C <= A and B; end archi; Result:

1.2 OR GATE Code: library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity or1 is port(A,B : in std_logic; C : out std_logic); end or1;
17

architecture archi of or1 is begin C <= A or B; end archi; Result:

1.3 NAND GATE Code: library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity nand1 is port(A,B : in std_logic; C : out std_logic); end nand1; architecture archi of nand1 is begin C <= A nand B; end archi; Result:

18

1.4 NOT GATE Code: library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity NOT1 is port(A : in std_logic; B : out std_logic); end NOT1; architecture archi of NOT1 is begin B<= not A; end archi; Result:

RESULT : AND , OR , NAND and NOT gate using VHDL has been implemented.

19

You might also like