LPC2131/32/34/36/38

Single-chip 16/32-bit microcontrollers; 32/64/128/256/512 kB ISP/IAP ash with 10-bit ADC and DAC
Rev. 04 16 October 2007 Product data sheet

1. General description
The LPC2131/32/34/36/38 microcontrollers are based on a 16/32-bit ARM7TDMI-S CPU with real-time emulation and embedded trace support, that combine the microcontroller with 32 kB, 64 kB, 128 kB, 256 kB and 512 kB of embedded high-speed ash memory. A 128-bit wide memory interface and a unique accelerator architecture enable 32-bit code execution at maximum clock rate. For critical code size applications, the alternative 16-bit Thumb mode reduces code by more than 30 % with minimal performance penalty. Due to their tiny size and low power consumption, these microcontrollers are ideal for applications where miniaturization is a key requirement, such as access control and point-of-sale. With a wide range of serial communications interfaces and on-chip SRAM options of 8 kB, 16 kB, and 32 kB, they are very well suited for communication gateways and protocol converters, soft modems, voice recognition and low-end imaging, providing both large buffer size and high processing power. Various 32-bit timers, single or dual 10-bit 8-channel ADC(s), 10-bit DAC, PWM channels and 47 GPIO lines with up to nine edge or level sensitive external interrupt pins make these microcontrollers particularly suitable for industrial control and medical systems.

2. Features
2.1 Enhancements brought by LPC213x/01 devices
I Fast GPIO ports enable port pin toggling up to 3.5 times faster than the original LPC213x. They also allow for a port pin to be read at any time regardless of its function. I Dedicated result registers for ADC(s) reduce interrupt overhead. I UART0/1 include fractional baud rate generator, auto-bauding capabilities and handshake ow-control fully implemented in hardware. I Additional BOD control enables further reduction of power consumption.

2.2 Key features common for LPC213x and LPC213x/01

I 16/32-bit ARM7TDMI-S microcontroller in a tiny LQFP64 or HVQFN package. I 8/16/32 kB of on-chip static RAM and 32/64/128/256/512 kB of on-chip ash program memory. 128-bit wide interface/accelerator enables high-speed 60 MHz operation. I In-System Programming/In-Application Programming (ISP/IAP) via on-chip bootloader software. Single ash sector or full chip erase in 400 ms and programming of 256 B in 1 ms. I EmbeddedICE RT and Embedded Trace interfaces offer real-time debugging with the on-chip RealMonitor software and high-speed tracing of instruction execution.

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

I One (LPC2131/32) or two (LPC2134/36/38) 8-channel 10-bit ADCs provide a total of up to 16 analog inputs, with conversion times as low as 2.44 s per channel. I Single 10-bit DAC provides variable analog output (LPC2132/34/36/38). I Two 32-bit timers/external event counters (with four capture and four compare channels each), PWM unit (six outputs) and watchdog. I Low power Real-time clock with independent power and dedicated 32 kHz clock input. I Multiple serial interfaces including two UARTs (16C550), two Fast I2C-bus (400 kbit/s), SPI and SSP with buffering and variable data length capabilities. I Vectored interrupt controller with congurable priorities and vector addresses. I Up to forty-seven 5 V tolerant general purpose I/O pins in tiny LQFP64 or HVQFN package. I Up to nine edge or level sensitive external interrupt pins available. I 60 MHz maximum CPU clock available from programmable on-chip PLL with settling time of 100 s. I On-chip integrated oscillator operates with external crystal in range of 1 MHz to 30 MHz and with external oscillator up to 50 MHz. I Power saving modes include Idle and Power-down. I Individual enable/disable of peripheral functions as well as peripheral clock scaling down for additional power optimization. I Processor wake-up from Power-down mode via external interrupt or BOD. I Single power supply chip with POR and BOD circuits: N CPU operating voltage range of 3.0 V to 3.6 V (3.3 V 10 %) with 5 V tolerant I/O pads.

3. Ordering information
Table 1. Ordering information Package Name LPC2131FBD64 LPC2131FBD64/01 LPC2132FBD64 LPC2132FBD64/01 LPC2132FHN64 LQFP64 LQFP64 LQFP64 LQFP64 Description plastic low prole quad at package; 64 leads; body 10 10 1.4 mm plastic low prole quad at package; 64 leads; body 10 10 1.4 mm plastic low prole quad at package; 64 leads; body 10 10 1.4 mm plastic low prole quad at package; 64 leads; body 10 10 1.4 mm Version SOT314-2 SOT314-2 SOT314-2 SOT314-2 SOT804-2 Type number

HVQFN64 plastic thermal enhanced very thin quad at package; no leads; 64 terminals; body 9 9 0.85 mm

LPC2132FHN64/01 HVQFN64 plastic thermal enhanced very thin quad at package; no leads; 64 terminals; body 9 9 0.85 mm LPC2134FBD64 LPC2134FBD64/01 LQFP64 LQFP64 plastic low prole quad at package; 64 leads; body 10 10 1.4 mm plastic low prole quad at package; 64 leads; body 10 10 1.4 mm

SOT804-2

SOT314-2 SOT314-2

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

2 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers
Ordering information continued Package Name Description plastic low prole quad at package; 64 leads; body 10 10 1.4 mm plastic low prole quad at package; 64 leads; body 10 10 1.4 mm plastic low prole quad at package; 64 leads; body 10 10 1.4 mm plastic low prole quad at package; 64 leads; body 10 10 1.4 mm Version SOT314-2 SOT314-2 SOT314-2 SOT314-2 SOT804-2 LQFP64 LQFP64 LQFP64 LQFP64

Table 1.

Type number LPC2136FBD64 LPC2136FBD64/01 LPC2138FBD64 LPC2138FBD64/01 LPC2138FHN64

HVQFN64 plastic thermal enhanced very thin quad at package; no leads; 64 terminals; body 9 9 0.85 mm

LPC2138FHN64/01 HVQFN64 plastic thermal enhanced very thin quad at package; no leads; 64 terminals; body 9 9 0.85 mm

SOT804-2

3.1 Ordering options

Table 2. Ordering options Flash RAM memory 32 kB 32 kB 64 kB 64 kB 64 kB 64 kB 128 kB 128 kB 256 kB 256 kB 512 kB 512 kB 512 kB 512 kB 8 kB 8 kB ADC DAC Enhanced UARTs, Temperature ADC, Fast I/Os, and range BOD no yes no yes no yes no yes no yes no yes no yes 40 C to +85 C 40 C to +85 C 40 C to +85 C 40 C to +85 C 40 C to +85 C 40 C to +85 C 40 C to +85 C 40 C to +85 C 40 C to +85 C 40 C to +85 C 40 C to +85 C 40 C to +85 C 40 C to +85 C 40 C to +85 C Type number

LPC2131FBD64 LPC2131FBD64/01 LPC2132FBD64 LPC2132FBD64/01 LPC2132FHN64 LPC2132FHN64/01 LPC2134FBD64 LPC2134FBD64/01 LPC2136FBD64 LPC2136FBD64/01 LPC2138FBD64 LPC2138FBD64/01 LPC2138FHN64 LPC2138FHN64/01

1 1

1 1 1 1 1 1 1 1 1 1 1 1

16 kB 1 16 kB 1 16 kB 1 16 kB 1 16 kB 2 16 kB 2 32 kB 2 32 kB 2 32 kB 2 32 kB 2 32 kB 2 32 kB 2

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

3 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

4. Block diagram
TMS(3) TRST(3) TDI(3)

trace

TCK(3)

TDO(3) signals

XTAL2 RESET XTAL1

EMULATION TRACE MODULE

LPC2131, LPC2131/01 LPC2132, LPC2132/01 LPC2134, LPC2134/01 LPC2136, LPC2136/01 LPC2138, LPC2138/01
P0[31:0] P1[31:16] FAST GENERAL PURPOSE I/O

TEST/DEBUG INTERFACE

PLL system clock

SYSTEM FUNCTIONS VECTORED INTERRUPT CONTROLLER

ARM7TDMI-S
AHB BRIDGE

ARM7 local bus INTERNAL SRAM CONTROLLER INTERNAL FLASH CONTROLLER

AMBA AHB (Advanced High-performance Bus)

AHB DECODER AHB TO APB BRIDGE APB DIVIDER

8/16/32 kB SRAM

32/64/128/ 256/512 kB FLASH

APB (ARM peripheral bus) EINT[3:0] EXTERNAL INTERRUPTS I2C SERIAL INTERFACES 0 AND 1 SCL0,1 SDA0,1 SCK0,1 MOSI0,1 MISO0,1 SSEL0,1 TXD0,1 RXD0,1 DSR1(1),CTS1(1) RTS1(1), DTR1(1) DCD1(1), RI1(1) RTCX1 P0[31:0] P1[31:16] REAL TIME CLOCK GENERAL PURPOSE I/O WATCHDOG TIMER PWM[6:1] PWM0 SYSTEM CONTROL RTCX2 VBAT

8 CAP 8 MAT AD0[7:0] AD1[7:0](1)

CAPTURE/ COMPARE TIMER 0/TIMER 1

SPI AND SSP SERIAL INTERFACES

A/D CONVERTERS 0 AND 1(1) UART0/UART1 D/A CONVERTER(2)

AOUT(2)

002aab067

(1) LPC2134/36/38 only. (2) LPC2132/34/36/38 only. (3) Pins shared with GPIO.

Fig 1. Block diagram

LPC2131_32_34_36_38_4 NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

4 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

5. Pinning information
5.1 Pinning
54 P0.19/MAT1.2/MOSI1/CAP1.2 53 P0.18/CAP1.3/MISO1/MAT1.3 55 P0.20/MAT1.3/SSEL1/EINT3

52 P1.30/TMS

64 P1.27/TDO

56 P1.29/TCK

60 P1.28/TDI

57 RESET

62 XTAL1

61 XTAL2

63 VREF

58 P0.23

P0.21/PWM5/CAP1.3 P0.22/CAP0.0/MAT0.0 RTCX1 P1.19/TRACEPKT3 RTCX2 VSS VDDA P1.18/TRACEPKT2 P0.25/AD0.4

1 2 3 4 5 6 7 8 9

49 VBAT

59 VSSA

51 VDD

50 VSS

48 P1.20/TRACESYNC 47 P0.17/CAP1.2/SCK1/MAT1.2 46 P0.16/EINT0/MAT0.2/CAP0.2 45 P0.15/EINT2 44 P1.21/PIPESTAT0 43 VDD 42 VSS 41 P0.14/EINT1/SDA1 40 P1.22/PIPESTAT1 39 P0.13/MAT1.1 38 P0.12/MAT1.0 37 P0.11/CAP1.1/SCL1 36 P1.23/PIPESTAT2 35 P0.10/CAP1.0 34 P0.9/RXD1/PWM6/EINT3 33 P0.8/TXD1/PWM4

LPC2131 LPC2131/01

P0.26/AD0.5 10 P0.27/AD0.0/CAP0.1/MAT0.1 11 P1.17/TRACEPKT1 12 P0.28/AD0.1/CAP0.2/MAT0.2 13 P0.29/AD0.2/CAP0.3/MAT0.3 14 P0.30/AD0.3/EINT3/CAP0.0 15 P1.16/TRACEPKT0 16

P0.31 17

VSS 18

P0.0/TXD0/PWM1 19

P1.31/TRST 20

P0.1/RXD0/PWM3/EINT0 21

P0.2/SCL0/CAP0.0 22

VDD 23

P1.26/RTCK 24

VSS 25

P0.3/SDA0/MAT0.0/EINT1 26

P0.4/SCK0/CAP0.1/AD0.6 27

P1.25/EXTIN0 28

P0.5/MISO0/MAT0.1/AD0.7 29

P0.6/MOSI0/CAP0.2 30

P0.7/SSEL0/PWM2/EINT2 31

P1.24/TRACECLK 32

002aab068

Fig 2. LPC2131 LQFP64 pinning

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

5 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

54 P0.19/MAT1.2/MOSI1/CAP1.2

53 P0.18/CAP1.3/MISO1/MAT1.3

55 P0.20/MAT1.3/SSEL1/EINT3

52 P1.30/TMS

64 P1.27/TDO

56 P1.29/TCK

60 P1.28/TDI

57 RESET

62 XTAL1

61 XTAL2

63 VREF

58 P0.23

P0.21/PWM5/CAP1.3 P0.22/CAP0.0/MAT0.0 RTCX1 P1.19/TRACEPKT3 RTCX2 VSS VDDA P1.18/TRACEPKT2 P0.25/AD0.4/AOUT

1 2 3 4 5 6 7 8 9

49 VBAT

59 VSSA

51 VDD

50 VSS

48 P1.20/TRACESYNC 47 P0.17/CAP1.2/SCK1/MAT1.2 46 P0.16/EINT0/MAT0.2/CAP0.2 45 P0.15/EINT2 44 P1.21/PIPESTAT0 43 VDD 42 VSS 41 P0.14/EINT1/SDA1 40 P1.22/PIPESTAT1 39 P0.13/MAT1.1 38 P0.12/MAT1.0 37 P0.11/CAP1.1/SCL1 36 P1.23/PIPESTAT2 35 P0.10/CAP1.0 34 P0.9/RXD1/PWM6/EINT3 33 P0.8/TXD1/PWM4

LPC2132 LPC2132/01

P0.26/AD0.5 10 P0.27/AD0.0/CAP0.1/MAT0.1 11 P1.17/TRACEPKT1 12 P0.28/AD0.1/CAP0.2/MAT0.2 13 P0.29/AD0.2/CAP0.3/MAT0.3 14 P0.30/AD0.3/EINT3/CAP0.0 15 P1.16/TRACEPKT0 16

P0.31 17

VSS 18

P0.0/TXD0/PWM1 19

P1.31/TRST 20

P0.1/RXD0/PWM3/EINT0 21

P0.2/SCL0/CAP0.0 22

VDD 23

P1.26/RTCK 24

VSS 25

P0.3/SDA0/MAT0.0/EINT1 26

P0.4/SCK0/CAP0.1/AD0.6 27

P1.25/EXTIN0 28

P0.5/MISO0/MAT0.1/AD0.7 29

P0.6/MOSI0/CAP0.2 30

P0.7/SSEL0/PWM2/EINT2 31

P1.24/TRACECLK 32

002aab406

Fig 3. LPC2132 LQFP64 pin conguration

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

6 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

54 P0.19/MAT1.2/MOSI1/CAP1.2

53 P0.18/CAP1.3/MISO1/MAT1.3

55 P0.20/MAT1.3/SSEL1/EINT3

52 P1.30/TMS

64 P1.27/TDO

56 P1.29/TCK

60 P1.28/TDI

57 RESET

62 XTAL1

61 XTAL2

63 VREF

58 P0.23

P0.21/PWM5/AD1.6/CAP1.3 P0.22/AD1.7/CAP0.0/MAT0.0 RTCX1 P1.19/TRACEPKT3 RTCX2 VSS VDDA P1.18/TRACEPKT2 P0.25/AD0.4/AOUT

1 2 3 4 5 6 7 8 9

49 VBAT

59 VSSA

51 VDD

50 VSS

48 P1.20/TRACESYNC 47 P0.17/CAP1.2/SCK1/MAT1.2 46 P0.16/EINT0/MAT0.2/CAP0.2 45 P0.15/RI1/EINT2/AD1.5 44 P1.21/PIPESTAT0 43 VDD 42 VSS 41 P0.14/DCD1/EINT1/SDA1 40 P1.22/PIPESTAT1 39 P0.13/DTR1/MAT1.1/AD1.4 38 P0.12/DSR1/MAT1.0/AD1.3 37 P0.11/CTS1/CAP1.1/SCL1 36 P1.23/PIPESTAT2 35 P0.10/RTS1/CAP1.0/AD1.2 34 P0.9/RXD1/PWM6/EINT3 33 P0.8/TXD1/PWM4/AD1.1

P0.26/AD0.5 10 P0.27/AD0.0/CAP0.1/MAT0.1 11 P1.17/TRACEPKT1 12 P0.28/AD0.1/CAP0.2/MAT0.2 13 P0.29/AD0.2/CAP0.3/MAT0.3 14 P0.30/AD0.3/EINT3/CAP0.0 15 P1.16/TRACEPKT0 16

LPC2134, LPC2134/01 LPC2136, LPC2136/01 LPC2138, LPC2138/01

P0.31 17

VSS 18

P0.0/TXD0/PWM1 19

P1.31/TRST 20

P0.1/RXD0/PWM3/EINT0 21

P0.2/SCL0/CAP0.0 22

VDD 23

P1.26/RTCK 24

VSS 25

P0.3/SDA0/MAT0.0/EINT1 26

P0.4/SCK0/CAP0.1/AD0.6 27

P1.25/EXTIN0 28

P0.5/MISO0/MAT0.1/AD0.7 29

P0.6/MOSI0/CAP0.2/AD1.0 30

P0.7/SSEL0/PWM2/EINT2 31

P1.24/TRACECLK 32

002aab407

Fig 4. LPC2134/36/38 LQFP64 pin conguration

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

7 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

54 P0.19/MAT1.2/MOSI1/CAP1.2

53 P0.18/CAP1.3/MISO1/MAT1.3

55 P0.20/MAT1.3/SSEL1/EINT3

52 P1.30/TMS

64 P1.27/TDO

56 P1.29/TCK

60 P1.28/TDI

57 RESET

62 XTAL1

61 XTAL2

63 VREF

58 P0.23

terminal 1 index area P0.21/PWM5/AD1.6/CAP1.3 P0.22/AD1.7/CAP0.0/MAT0.0 RTCX1 P1.19/TRACEPKT3 RTCX2 VSS VDDA P1.18/TRACEPKT2 P0.25/AD0.4/AOUT 1 2 3 4 5 6 7 8 9

49 VBAT 48 P1.20/TRACESYNC 47 P0.17/CAP1.2/SCK1/MAT1.2 46 P0.16/EINT0/MAT0.2/CAP0.2 45 P0.15/RI1/EINT2/AD1.5 44 P1.21/PIPESTAT0 43 VDD 42 VSS 41 P0.14/DCD1/EINT1/SDA1 40 P1.22/PIPESTAT1 39 P0.13/DTR1/MAT1.1/AD1.4 38 P0.12/DSR1/MAT1.0/AD1.3 37 P0.11/CTS1/CAP1.1/SCL1 36 P1.23/PIPESTAT2 35 P0.10/RTS1/CAP1.0/AD1.2 34 P0.9/RXD1/PWM6/EINT3 33 P0.8/TXD1/PWM4/AD1.1 P1.24/TRACECLK 32

59 VSSA

51 VDD P0.6/MOSI0/CAP0.2/AD1.0 30

LPC2132/2138

P0.26/AD0.5 10 P0.27/AD0.0/CAP0.1/MAT0.1 11 P1.17/TRACEPKT1 12 P0.28/AD0.1/CAP0.2/MAT0.2 13 P0.29/AD0.2/CAP0.3/MAT0.3 14 P0.30/AD0.3/EINT3/CAP0.0 15 P1.16/TRACEPKT0 16 P0.31 17 VSS 18 P0.0/TXD0/PWM1 19 P1.31/TRST 20 P0.1/RXD0/PWM3/EINT0 21 P0.2/SCL0/CAP0.0 22 VDD 23 P1.26/RTCK 24 VSS 25 P0.3/SDA0/MAT0.0/EINT1 26 P0.4/SCK0/CAP0.1/AD0.6 27 P1.25/EXTIN0 28 P0.5/MISO0/MAT0.1/AD0.7 29 P0.7/SSEL0/PWM2/EINT2 31

Transparent top view

50 VSS

002aab943

AD1.7 to AD1.0 only available on LPC2134/36/38.

Fig 5. LPC2132/38 HVQFN64 pin conguration

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

8 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

5.2 Pin description

Table 3. Symbol P0.0 to P0.31 Pin description Pin Type I/O Description Port 0: Port 0 is a 32-bit I/O port with individual direction controls for each bit. Total of 31 pins of the Port 0 can be used as a general purpose bidirectional digital I/Os while P0.31 is output only pin. The operation of port 0 pins depends upon the pin function selected via the pin connect block. Pin P0.24 is not available. P0.0/TXD0/ PWM1 P0.1/RXD0/ PWM3/EINT0 19[1] 21[2] O O I O I P0.2/SCL0/ CAP0.0 P0.3/SDA0/ MAT0.0/EINT1 22[3] 26[3] I/O I I/O O I P0.4/SCK0/ CAP0.1/AD0.6 27[4] I/O I I P0.5/MISO0/ MAT0.1/AD0.7 29[4] I/O O I P0.6/MOSI0/ CAP0.2/AD1.0 30[4] I/O I I P0.7/SSEL0/ PWM2/EINT2 31[2] I O I P0.8/TXD1/ PWM4/AD1.1 33[4] O O I P0.9/RXD1/ PWM6/EINT3 34[2] I O I P0.10/RTS1/ CAP1.0/AD1.2 35[4] O I I TXD0 Transmitter output for UART0. PWM1 Pulse Width Modulator output 1. RXD0 Receiver input for UART0. PWM3 Pulse Width Modulator output 3. EINT0 External interrupt 0 input. SCL0 I2C0 clock input/output. Open drain output (for I2C-bus compliance). CAP0.0 Capture input for Timer 0, channel 0. SDA0 I2C0 data input/output. Open drain output (for I2C-bus compliance). MAT0.0 Match output for Timer 0, channel 0. EINT1 External interrupt 1 input. SCK0 Serial clock for SPI0. SPI clock output from master or input to slave. CAP0.1 Capture input for Timer 0, channel 1. AD0.6 ADC 0, input 6. This analog input is always connected to its pin. MISO0 Master In Slave VDD = 3.6 V for SPI0. Data input to SPI master or data output from SPI slave. MAT0.1 Match output for Timer 0, channel 1. AD0.7 ADC 0, input 7. This analog input is always connected to its pin. MOSI0 Master Out Slave In for SPI0. Data output from SPI master or data input to SPI slave. CAP0.2 Capture input for Timer 0, channel 2. AD1.0 ADC 1, input 0. This analog input is always connected to its pin. Available in LPC2134/36/38 only. SSEL0 Slave Select for SPI0. Selects the SPI interface as a slave. PWM2 Pulse Width Modulator output 2. EINT2 External interrupt 2 input. TXD1 Transmitter output for UART1. PWM4 Pulse Width Modulator output 4. AD1.1 ADC 1, input 1. This analog input is always connected to its pin. Available in LPC2134/36/38 only. RXD1 Receiver input for UART1. PWM6 Pulse Width Modulator output 6. EINT3 External interrupt 3 input. RTS1 Request to Send output for UART1. Available in LPC2134/36/38. CAP1.0 Capture input for Timer 1, channel 0. AD1.2 ADC 1, input 2. This analog input is always connected to its pin. Available in LPC2134/36/38 only.

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

9 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

Table 3. Symbol

Pin description continued Pin 37[3] Type I I I/O 38[4] I O I Description CTS1 Clear to Send input for UART1. Available in LPC2134/36/38. CAP1.1 Capture input for Timer 1, channel 1. SCL1 I2C1 clock input/output. Open drain output (for I2C-bus compliance) DSR1 Data Set Ready input for UART1. Available in LPC2134/36/38. MAT1.0 Match output for Timer 1, channel 0. AD1.3 ADC 1, input 3. This analog input is always connected to its pin. Available in LPC2134/36/38 only. DTR1 Data Terminal Ready output for UART1. Available in LPC2134/36/38. MAT1.1 Match output for Timer 1, channel 1. AD1.4 ADC 1, input 4. This analog input is always connected to its pin. Available in LPC2134/36/38 only. DCD1 Data Carrier Detect input for UART1. Available in LPC2134/36/38. EINT1 External interrupt 1 input. SDA1 I2C1 data input/output. Open drain output (for I2C-bus compliance). RI1 Ring Indicator input for UART1. Available in LPC2134/36/38. EINT2 External interrupt 2 input. AD1.5 ADC 1, input 5. This analog input is always connected to its pin. Available in LPC2134/36/38 only. EINT0 External interrupt 0 input. MAT0.2 Match output for Timer 0, channel 2. CAP0.2 Capture input for Timer 0, channel 2. CAP1.2 Capture input for Timer 1, channel 2. SCK1 Serial Clock for SSP. Clock output from master or input to slave. MAT1.2 Match output for Timer 1, channel 2. CAP1.3 Capture input for Timer 1, channel 3. MISO1 Master In Slave Out for SSP. Data input to SPI master or data output from SSP slave. MAT1.3 Match output for Timer 1, channel 3. MAT1.2 Match output for Timer 1, channel 2. MOSI1 Master Out Slave In for SSP. Data output from SSP master or data input to SSP slave. CAP1.2 Capture input for Timer 1, channel 2. MAT1.3 Match output for Timer 1, channel 3. SSEL1 Slave Select for SSP. Selects the SSP interface as a slave. EINT3 External interrupt 3 input. PWM5 Pulse Width Modulator output 5. AD1.6 ADC 1, input 6. This analog input is always connected to its pin. Available in LPC2134/36/38 only. CAP1.3 Capture input for Timer 1, channel 3.

P0.11/CTS1/ CAP1.1/SCL1

P0.12/DSR1/ MAT1.0/AD1.3

P0.13/DTR1/ MAT1.1/AD1.4

39[4]

O O I

P0.14/DCD1/ EINT1/SDA1

41[3]

I I I/O

P0.15/RI1/ EINT2/AD1.5

45[4]

I I I

P0.16/EINT0/ 46[2] MAT0.2/CAP0.2

I O I I I/O O

P0.17/CAP1.2/ SCK1/MAT1.2

47[1]

P0.18/CAP1.3/ MISO1/MAT1.3

53[1]

I I/O O

P0.19/MAT1.2/ MOSI1/CAP1.2

54[1]

O I/O I

P0.20/MAT1.3/ SSEL1/EINT3

55[2]

O I I

P0.21/PWM5/ AD1.6/CAP1.3

1[4]

O I I

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

10 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

Table 3. Symbol

Pin description continued Pin Type I I O Description AD1.7 ADC 1, input 7. This analog input is always connected to its pin. Available in LPC2134/36/38 only. CAP0.0 Capture input for Timer 0, channel 0. MAT0.0 Match output for Timer 0, channel 0. General purpose digital input/output pin. AD0.4 ADC 0, input 4. This analog input is always connected to its pin. AOUT DAC output. Not available in LPC2131. AD0.5 ADC 0, input 5. This analog input is always connected to its pin. AD0.0 ADC 0, input 0. This analog input is always connected to its pin. CAP0.1 Capture input for Timer 0, channel 1. MAT0.1 Match output for Timer 0, channel 1. AD0.1 ADC 0, input 1. This analog input is always connected to its pin. CAP0.2 Capture input for Timer 0, channel 2. MAT0.2 Match output for Timer 0, channel 2. AD0.2 ADC 0, input 2. This analog input is always connected to its pin. CAP0.3 Capture input for Timer 0, channel 3. MAT0.3 Match output for Timer 0, channel 3. AD0.3 ADC 0, input 3. This analog input is always connected to its pin. EINT3 External interrupt 3 input. CAP0.0 Capture input for Timer 0, channel 0. General purpose digital output only pin. Important: This pin MUST NOT be externally pulled LOW when RESET pin is LOW or the JTAG port will be disabled.

P0.22/AD1.7/ 2[4] CAP0.0/MAT0.0

P0.23 P0.25/AD0.4/ AOUT P0.26/AD0.5

58[1] 9[5] 10[4]

I/O I O I I I O I I O

P0.27/AD0.0/ 11[4] CAP0.1/MAT0.1

P0.28/AD0.1/ CAP0.2/MAT0.2

13[4]

P0.29/AD0.2/ CAP0.3/MAT0.3

14[4]

I I O

P0.30/AD0.3/ EINT3/CAP0.0

15[4]

I I I

P0.31

17[6]

P1.0 to P1.31

I/O

Port 1: Port 1 is a 32-bit bidirectional I/O port with individual direction controls for each bit. The operation of port 1 pins depends upon the pin function selected via the pin connect block. Pins 0 through 15 of port 1 are not available. TRACEPKT0 Trace Packet, bit 0. Standard I/O port with internal pull-up. TRACEPKT1 Trace Packet, bit 1. Standard I/O port with internal pull-up. TRACEPKT2 Trace Packet, bit 2. Standard I/O port with internal pull-up. TRACEPKT3 Trace Packet, bit 3. Standard I/O port with internal pull-up. TRACESYNC Trace Synchronization. Standard I/O port with internal pull-up. LOW on TRACESYNC while RESET is LOW enables pins P1.25:16 to operate as Trace port after reset. PIPESTAT0 Pipeline Status, bit 0. Standard I/O port with internal pull-up. PIPESTAT1 Pipeline Status, bit 1. Standard I/O port with internal pull-up. PIPESTAT2 Pipeline Status, bit 2. Standard I/O port with internal pull-up.

P1.16/ TRACEPKT0 P1.17/ TRACEPKT1 P1.18/ TRACEPKT2 P1.19/ TRACEPKT3 P1.20/ TRACESYNC P1.21/ PIPESTAT0 P1.22/ PIPESTAT1 P1.23/ PIPESTAT2

16[6] 12[6] 8[6] 4[6] 48[6]

O O O O O

44[6] 40[6] 36[6]

O O O

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

11 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

Table 3. Symbol

Pin description continued Pin 32[6] 28[6] 24[6] Type O I I/O Description TRACECLK Trace Clock. Standard I/O port with internal pull-up. EXTIN0 External Trigger Input. Standard I/O with internal pull-up. RTCK Returned Test Clock output. Extra signal added to the JTAG port. Assists debugger synchronization when processor frequency varies. Bidirectional pin with internal pull-up. LOW on RTCK while RESET is LOW enables pins P1.31:26 to operate as Debug port after reset. TDO Test Data out for JTAG interface. TDI Test Data in for JTAG interface. TCK Test Clock for JTAG interface. TMS Test Mode Select for JTAG interface. TRST Test Reset for JTAG interface. External reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. TTL with hysteresis, 5 V tolerant. Input to the oscillator circuit and internal clock generator circuits. Output from the oscillator amplier. Input to the RTC oscillator circuit. Output from the RTC oscillator circuit. Ground: 0 V reference. Analog ground: 0 V reference. This should nominally be the same voltage as VSS, but should be isolated to minimize noise and error. 3.3 V power supply: This is the power supply voltage for the core and I/O ports. Analog 3.3 V power supply: This should be nominally the same voltage as VDD but should be isolated to minimize noise and error. This voltage is used to power the on-chip PLL. ADC reference: This should be nominally the same voltage as VDD but should be isolated to minimize noise and error. Level on this pin is used as a reference for A/D and D/A convertor(s). RTC power supply: 3.3 V on this pin supplies the power to the RTC.

P1.24/ TRACECLK P1.25/EXTIN0 P1.26/RTCK

P1.27/TDO P1.28/TDI P1.29/TCK P1.30/TMS P1.31/TRST RESET

64[6] 60[6] 56[6] 52[6] 20[6] 57[7]

O I I I I I

XTAL1 XTAL2 RTCX1 RTCX2 VSS VSSA VDD VDDA

62[8] 61[8] 3[8] 5[8]

I O I O

6, 18, 25, 42, I 50 59 23, 43, 51 7 I I I

VREF

63

VBAT
[1] [2] [3] [4]

49

5 V tolerant pad providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control. 5 V tolerant pad providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control. If congured for an input function, this pad utilizes built-in glitch lter that blocks pulses shorter than 3 ns. Open drain 5 V tolerant digital I/O I2C-bus 400 kHz specication compatible pad. It requires external pull-up to provide an output functionality. 5 V tolerant pad providing digital I/O (with TTL levels and hysteresis and 10 ns slew rate control) and analog input function. If congured for an input function, this pad utilizes built-in glitch lter that blocks pulses shorter than 3 ns. When congured as an ADC input, digital section of the pad is disabled. 5 V tolerant pad providing digital I/O (with TTL levels and hysteresis and 10 ns slew rate control) and analog output function. When congured as the DAC output, digital section of the pad is disabled. 5 V tolerant pad with built-in pull-up resistor providing digital I/O functions with TTL levels and hysteresis and 10 ns slew rate control. The pull-up resistors value ranges from 60 k to 300 k. 5 V tolerant pad providing digital input (with TTL levels and hysteresis) function only. Pad provides special analog functionality.

[5] [6] [7] [8]

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

12 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

6. Functional description
6.1 Architectural overview
The ARM7TDMI-S is a general purpose 32-bit microprocessor, which offers high performance and very low power consumption. The ARM architecture is based on Reduced Instruction Set Computer (RISC) principles, and the instruction set and related decode mechanism are much simpler than those of microprogrammed Complex Instruction Set Computers. This simplicity results in a high instruction throughput and impressive real-time interrupt response from a small and cost-effective processor core. Pipeline techniques are employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory. The ARM7TDMI-S processor also employs a unique architectural strategy known as Thumb, which makes it ideally suited to high-volume applications with memory restrictions, or applications where code density is an issue. The key idea behind Thumb is that of a super-reduced instruction set. Essentially, the ARM7TDMI-S processor has two instruction sets:

The standard 32-bit ARM set. A 16-bit Thumb set.

The Thumb sets 16-bit instruction length allows it to approach twice the density of standard ARM code while retaining most of the ARMs performance advantage over a traditional 16-bit processor using 16-bit registers. This is possible because Thumb code operates on the same 32-bit register set as ARM code. Thumb code is able to provide up to 65 % of the code size of ARM, and 160 % of the performance of an equivalent ARM processor connected to a 16-bit memory system.

6.2 On-chip ash program memory

The LPC2131/32/34/36/38 incorporate a 32 kB, 64 kB, 128 kB, 256 kB and 512 kB ash memory system respectively. This memory may be used for both code and data storage. Programming of the ash memory may be accomplished in several ways. It may be programmed In System via the serial port. The application program may also erase and/or program the ash while the application is running, allowing a great degree of exibility for data storage eld rmware upgrades, etc. When the LPC2131/32/34/36/38 on-chip bootloader is used, 32/64/128/256/500 kB of ash memory is available for user code. The LPC2131/32/34/36/38 ash memory provides a minimum of 100000 erase/write cycles and 20 years of data-retention.

6.3 On-chip static RAM

On-chip static RAM may be used for code and/or data storage. The SRAM may be accessed as 8-bit, 16-bit, and 32-bit. The LPC2131, LPC2132/34, and LPC2136/38 provide 8 kB, 16 kB and 32 kB of static RAM respectively.

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

13 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

6.4 Memory map

The LPC2131/32/34/36/38 memory map incorporates several distinct regions, as shown in Figure 6. In addition, the CPU interrupt vectors may be re-mapped to allow them to reside in either ash memory (the default) or on-chip static RAM. This is described in Section 6.18 System control.

4.0 GB AHB PERIPHERALS 3.75 GB VPB PERIPHERALS 3.5 GB

0xFFFF FFFF 0xF000 0000 0xE000 0000

3.0 GB RESERVED ADDRESS SPACE

0xC000 0000

2.0 GB

0x8000 0000 BOOT BLOCK (RE-MAPPED FROM ON-CHIP FLASH MEMORY RESERVED ADDRESS SPACE 0x4001 8000 0x4000 7FFF TOTAL OF 32 kB ON-CHIP STATIC RAM (LPC2136/38) TOTAL OF 16 kB ON-CHIP STATIC RAM (LPC2132/34) TOTAL OF 8 kB ON-CHIP STATIC RAM (LPC2131) 0x4000 4000 0x4000 3FFF 0x4000 2000 0x4000 1FFF 0x4000 0000 RESERVED ADDRESS SPACE TOTAL OF 512 kB ON-CHIP NON-VOLATILE MEMORY (LPC2138) TOTAL OF 256 kB ON-CHIP NON-VOLATILE MEMORY (LPC2136) TOTAL OF 128 kB ON-CHIP NON-VOLATILE MEMORY (LPC2134) TOTAL OF 64 kB ON-CHIP NON-VOLATILE MEMORY (LPC2132) TOTAL OF 32 kB ON-CHIP NON-VOLATILE MEMORY (LPC2131) 0x0008 0000 0x0007 FFFF 0x0004 0000 0x0003 FFFF 0x0002 0000 0x0001 FFFF 0x0001 0000 0x0000 FFFF 0x0000 8000 0x0000 7FFF 0x0000 0000

1.0 GB

0.0 GB

002aab069

Fig 6. LPC2131/32/34/36/38 memory map

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

14 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

6.5 Interrupt controller

The Vectored Interrupt Controller (VIC) accepts all of the interrupt request inputs and categorizes them as Fast Interrupt Request (FIQ), vectored Interrupt Request (IRQ), and non-vectored IRQ as dened by programmable settings. The programmable assignment scheme means that priorities of interrupts from the various peripherals can be dynamically assigned and adjusted. FIQ has the highest priority. If more than one request is assigned to FIQ, the VIC combines the requests to produce the FIQ signal to the ARM processor. The fastest possible FIQ latency is achieved when only one request is classied as FIQ, because then the FIQ service routine can simply start dealing with that device. But if more than one request is assigned to the FIQ class, the FIQ service routine can read a word from the VIC that identies which FIQ source(s) is (are) requesting an interrupt. Vectored IRQs have the middle priority. Sixteen of the interrupt requests can be assigned to this category. Any of the interrupt requests can be assigned to any of the 16 vectored IRQ slots, among which slot 0 has the highest priority and slot 15 has the lowest. Non-vectored IRQs have the lowest priority. The VIC combines the requests from all the vectored and non-vectored IRQs to produce the IRQ signal to the ARM processor. The IRQ service routine can start by reading a register from the VIC and jumping there. If any of the vectored IRQs are requesting, the VIC provides the address of the highest-priority requesting IRQs service routine, otherwise it provides the address of a default routine that is shared by all the non-vectored IRQs. The default routine can read another VIC register to see what IRQs are active.

6.5.1 Interrupt sources

Table 4 lists the interrupt sources for each peripheral function. Each peripheral device has one interrupt line connected to the Vectored Interrupt Controller, but may have several internal interrupt ags. Individual interrupt ags may also represent more than one interrupt source.
Table 4. Block WDT ARM Core ARM Core TIMER0 TIMER1 UART0 Interrupt sources Flag(s) Watchdog Interrupt (WDINT) Reserved for software interrupts only EmbeddedICE, DbgCommRX EmbeddedICE, DbgCommTX Match 0 to 3 (MR0, MR1, MR2, MR3) Capture 0 to 3 (CR0, CR1, CR2, CR3) Match 0 to 3 (MR0, MR1, MR2, MR3) Capture 0 to 3 (CR0, CR1, CR2, CR3) RX Line Status (RLS) Transmit Holding Register empty (THRE) RX Data Available (RDA) Character Time-out Indicator (CTI) 6 5 VIC channel # 0 1 2 3 4

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

15 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers
Interrupt sources continued Flag(s) RX Line Status (RLS) Transmit Holding Register empty (THRE) RX Data Available (RDA) Character Time-out Indicator (CTI) Modem Status Interrupt (MSI) (Available in LPC2134/36/38 only) VIC channel # 7

Table 4. Block UART1

PWM0 I2C0 SPI0 SSP

Match 0 to 6 (MR0, MR1, MR2, MR3, MR4, MR5, MR6) Capture 0 to 3 (CR0, CR1, CR2, CR3) SI (state change) SPIF, MODF TX FIFO at least half empty (TXRIS) RX FIFO at least half full (RXRIS) Receive Timeout (RTRIS) Receive Overrun (RORRIS)

8 9 10 11

PLL RTC System Control

PLL Lock (PLOCK) RTCCIF (Counter Increment), RTCALF (Alarm) External Interrupt 0 (EINT0) External Interrupt 1 (EINT1) External Interrupt 2 (EINT2) External Interrupt 3 (EINT3)

12 13 14 15 16 17 18 19 20 21

AD0 I2C1 BOD AD1

ADC 0 SI (state change) Brown Out Detect ADC 1 (Available in LPC2134/36/38 only)

6.6 Pin connect block

The pin connect block allows selected pins of the microcontroller to have more than one function. Conguration registers control the multiplexers to allow connection between the pin and the on chip peripherals. Peripherals should be connected to the appropriate pins prior to being activated, and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undened.

6.7 General purpose parallel I/O and Fast I/O

Device pins that are not connected to a specic peripheral function are controlled by the GPIO registers. Pins may be dynamically congured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back, as well as the current state of the port pins.

6.7.1 Features

Direction control of individual bits. Separate control of output set and clear. All I/O default to inputs after reset.
LPC2131_32_34_36_38_4 NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

16 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

6.7.2 Fast I/O features available in LPC213x/01 only

Fast I/O registers are located on the ARM local bus for the fastest possible I/O timing. All GPIO registers are byte addressable. Entire port value can be written in one instruction. Mask registers allow single instruction to set or clear any number of bits in one port.

6.8 10-bit ADC

The LPC2131/32 contain one and the LPC2134/36/38 contain two ADCs. These converters are single 10-bit successive approximation ADCs with eight multiplexed channels.

6.8.1 Features

Measurement range of 0 V to 3.3 V. Each converter capable of performing more than 400000 10-bit samples per second. Burst conversion mode for single or multiple inputs. Optional conversion on transition on input pin or Timer Match signal. Global Start command for both converters (LPC2134/36/38 only).

6.8.2 ADC features available in LPC213x/01 only

Every analog input has a dedicated result register to reduce interrupt overhead. Every analog input can generate an interrupt once the conversion is completed. 6.9 10-bit DAC
This peripheral is available in the LPC2132/34/36/38 only. The DAC enables the LPC2132/34/36/38 to generate variable analog output.

6.9.1 Features

10-bit digital to analog converter. Buffered output. Power-down mode available. Selectable speed versus power.

6.10 UARTs
The LPC2131/32/34/36/38 each contain two UARTs. In addition to standard transmit and receive data lines, the LPC2134/36/38 UART1 also provides a full modem control handshake interface.

6.10.1 Features

16 B Receive and Transmit FIFOs. Register locations conform to 16C550 industry standard. Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B
LPC2131_32_34_36_38_4 NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

17 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

Built-in baud rate generator. Standard modem interface signals included on UART1. (LPC2134/36/38 only) The LPC2131/32/34/36/38 transmission FIFO control enables implementation of
software (XON/XOFF) ow control on both UARTs and hardware (CTS/RTS) ow control on the LPC2134/36/38 UART1 only.

6.10.2 UART features available in LPC213x/01 only

Fractional baud rate generator enables standard baud rates such as 115200 to be
achieved with any crystal frequency above 2 MHz.

Auto-bauding. Auto-CTS/RTS ow-control fully implemented in hardware (LPC2134/36/38 only). 6.11 I2C-bus serial I/O controller
The LPC2131/32/34/36/38 each contain two I2C-bus controllers. The I2C-bus is bidirectional, for inter-IC control using only two wires: a serial clock line (SCL), and a serial data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver or a transmitter with the capability to both receive and send information (such as memory)). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I2C-bus is a multi-master bus, it can be controlled by more than one bus master connected to it. This I2C-bus implementation supports bit rates up to 400 kbit/s (Fast I2C).

6.11.1 Features

Standard I2C compliant bus interface. Easy to congure as Master, Slave, or Master/Slave. Programmable clocks allow versatile rate control. Bidirectional data transfer between masters and slaves. Multi-master bus (no central master). Arbitration between simultaneously transmitting masters without corruption of serial data on the bus. one serial bus.

Serial clock synchronization allows devices with different bit rates to communicate via Serial clock synchronization can be used as a handshake mechanism to suspend and
resume serial transfer.

The I2C-bus may be used for test and diagnostic purposes. 6.12 SPI serial I/O controller
The LPC2131/32/34/36/38 each contain one SPI controller. The SPI is a full duplex serial interface, designed to be able to handle multiple masters and slaves connected to a given bus. Only a single master and a single slave can communicate on the interface during a given data transfer. During a data transfer the master always sends a byte of data to the slave, and the slave always sends a byte of data to the master.
LPC2131_32_34_36_38_4 NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

18 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

6.12.1 Features

Compliant with Serial Peripheral Interface (SPI) specication. Synchronous, Serial, Full Duplex, Communication. Combined SPI master and slave. Maximum data bit rate of one eighth of the input clock rate.

6.13 SSP serial I/O controller

The LPC2131/32/34/36/38 each contain one Serial Synchronous Port controller (SSP). The SSP controller is capable of operation on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. However, only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full duplex transfers, with frames of 4 bits to 16 bits of data owing from the master to the slave and from the slave to the master. Often only one of these data ows carries meaningful data.

6.13.1 Features

Compatible with Motorola SPI, 4-wire TI SSI and National Semiconductor Microwire
buses.

Synchronous Serial Communication. Master or slave operation. 8-frame FIFOs for both transmit and receive. Four bits to 16 bits per frame.

6.14 General purpose timers/external event counters

The Timer/Counter is designed to count cycles of the peripheral clock (PCLK) or an externally supplied clock, and optionally generate interrupts or perform other actions at specied timer values, based on four match registers. It also includes four capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt. Multiple pins can be selected to perform a single capture or match function, providing an application with or and and, as well as broadcast functions among them. At any given time only one of peripherals capture inputs can be selected as an external event signal source, i.e., timers clock. The rate of external events that can be successfully counted is limited to PCLK/2. In this conguration, unused capture lines can be selected as regular timer capture inputs.

6.14.1 Features

A 32-bit Timer/Counter with a programmable 32-bit Prescaler. External Event Counter or timer operation. Four 32-bit capture channels per timer/counter that can take a snapshot of the timer
value when an input signal transitions. A capture event may also optionally generate an interrupt.

Four 32-bit match registers that allow:

Continuous operation with optional interrupt generation on match.
LPC2131_32_34_36_38_4 NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

19 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

Stop timer on match with optional interrupt generation. Reset timer on match with optional interrupt generation.

Four external outputs per timer/counter corresponding to match registers, with the
following capabilities: Set LOW on match. Set HIGH on match. Toggle on match. Do nothing on match.

6.15 Watchdog timer

The purpose of the watchdog is to reset the microcontroller within a reasonable amount of time if it enters an erroneous state. When enabled, the watchdog will generate a system reset if the user program fails to feed (or reload) the watchdog within a predetermined amount of time.

6.15.1 Features

Internally resets chip if not periodically reloaded. Debug mode. Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be
disabled.

Incorrect/Incomplete feed sequence causes reset/interrupt if enabled. Flag to indicate watchdog reset. Programmable 32-bit timer with internal pre-scaler. Selectable time period from (Tcy(PCLK) 256 4) to (Tcy(PCLK) 232 4) in multiples of Tcy(PCLK) 4.

6.16 Real-time clock

The Real-Time Clock (RTC) is designed to provide a set of counters to measure time when normal or idle operating mode is selected. The RTC has been designed to use little power, making it suitable for battery powered systems where the CPU is not running continuously (Idle mode).

6.16.1 Features

Measures the passage of time to maintain a calendar and clock. Ultra-low power design to support battery powered systems. Provides Seconds, Minutes, Hours, Day of Month, Month, Year, Day of Week, and Day
of Year.

Can use either the RTC dedicated 32 kHz oscillator input or clock derived from the
external crystal/oscillator input at XTAL1. Programmable Reference Clock Divider allows ne adjustment of the RTC.

Dedicated power supply pin can be connected to a battery or the main 3.3 V.
LPC2131_32_34_36_38_4 NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

20 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

6.17 Pulse width modulator

The PWM is based on the standard Timer block and inherits all of its features, although only the PWM function is pinned out on the LPC2131/32/34/36/38. The Timer is designed to count cycles of the peripheral clock (PCLK) and optionally generate interrupts or perform other actions when specied timer values occur, based on seven match registers. The PWM function is also based on match register events. The ability to separately control rising and falling edge locations allows the PWM to be used for more applications. For instance, multi-phase motor control typically requires three non-overlapping PWM outputs with individual control of all three pulse widths and positions. Two match registers can be used to provide a single edge controlled PWM output. One match register (MR0) controls the PWM cycle rate, by resetting the count upon match. The other match register controls the PWM edge position. Additional single edge controlled PWM outputs require only one match register each, since the repetition rate is the same for all PWM outputs. Multiple single edge controlled PWM outputs will all have a rising edge at the beginning of each PWM cycle, when an MR0 match occurs. Three match registers can be used to provide a PWM output with both edges controlled. Again, the MR0 match register controls the PWM cycle rate. The other match registers control the two PWM edge positions. Additional double edge controlled PWM outputs require only two match registers each, since the repetition rate is the same for all PWM outputs. With double edge controlled PWM outputs, specic match registers control the rising and falling edge of the output. This allows both positive going PWM pulses (when the rising edge occurs prior to the falling edge), and negative going PWM pulses (when the falling edge occurs prior to the rising edge).

6.17.1 Features

Seven match registers allow up to six single edge controlled or three double edge
controlled PWM outputs, or a mix of both types.

The match registers also allow:

Continuous operation with optional interrupt generation on match. Stop timer on match with optional interrupt generation. Reset timer on match with optional interrupt generation.

Supports single edge controlled and/or double edge controlled PWM outputs. Single
edge controlled PWM outputs all go HIGH at the beginning of each cycle unless the output is a constant LOW. Double edge controlled PWM outputs can have either edge occur at any position within a cycle. This allows for both positive going and negative going pulses.

Pulse period and width can be any number of timer counts. This allows complete
exibility in the trade-off between resolution and repetition rate. All PWM outputs will occur at the same repetition rate.

Double edge controlled PWM outputs can be programmed to be either positive going
or negative going pulses.

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

21 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

Match register updates are synchronized with pulse outputs to prevent generation of
erroneous pulses. Software must release new match values before they can become effective.

May be used as a standard timer if the PWM mode is not enabled. A 32-bit Timer/Counter with a programmable 32-bit Prescaler. 6.18 System control
6.18.1 Crystal oscillator
On-chip integrated oscillator operates with external crystal in range of 1 MHz to 30 MHz and with external oscillator up to 50 MHz. The oscillator output frequency is called fosc and the ARM processor clock frequency is referred to as CCLK for purposes of rate equations, etc. fosc and CCLK are the same value unless the PLL is running and connected. Refer to Section 6.18.2 PLL for additional information.

6.18.2 PLL
The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up into the range of 10 MHz to 60 MHz with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32 (in practice, the multiplier value cannot be higher than 6 on this family of microcontrollers due to the upper frequency limit of the CPU). The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle.The PLL is turned off and bypassed following a chip reset and may be enabled by software. The program must congure and activate the PLL, wait for the PLL to Lock, then connect to the PLL as a clock source. The PLL settling time is 100 s.

6.18.3 Reset and wake-up timer

Reset has two sources on the LPC2131/32/34/36/38: the RESET pin and watchdog reset. The RESET pin is a Schmitt trigger input pin with an additional glitch lter. Assertion of chip reset by any source starts the wake-up timer (see wake-up timer description below), causing the internal chip reset to remain asserted until the external reset is de-asserted, the oscillator is running, a xed number of clocks have passed, and the on-chip ash controller has completed its initialization. When the internal reset is removed, the processor begins executing at address 0, which is the reset vector. At that point, all of the processor and peripheral registers have been initialized to predetermined values. The wake-up timer ensures that the oscillator and other analog functions required for chip operation are fully functional before the processor is allowed to execute instructions. This is important at power on, all types of reset, and whenever any of the aforementioned functions are turned off for any reason. Since the oscillator and other functions are turned off during Power-down mode, any wake-up of the processor from Power-down mode makes use of the wake-up timer.

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

22 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

The wake-up timer monitors the crystal oscillator as the means of checking whether it is safe to begin code execution. When power is applied to the chip, or some event caused the chip to exit Power-down mode, some time is required for the oscillator to produce a signal of sufcient amplitude to drive the clock logic. The amount of time depends on many factors, including the rate of VDD ramp (in the case of power on), the type of crystal and its electrical characteristics (if a quartz crystal is used), as well as any other external circuitry (e.g. capacitors), and the characteristics of the oscillator itself under the existing ambient conditions.

6.18.4 Brownout detector

The LPC2131/32/34/36/38 include 2-stage monitoring of the voltage on the VDD pins. If this voltage falls below 2.9 V, the BOD asserts an interrupt signal to the Vectored Interrupt Controller. This signal can be enabled for interrupt; if not, software can monitor the signal by reading dedicated register. The second stage of low-voltage detection asserts reset to inactivate the LPC2131/32/34/36/38 when the voltage on the VDD pins falls below 2.6 V. This reset prevents alteration of the ash as operation of the various elements of the chip would otherwise become unreliable due to low voltage. The BOD circuit maintains this reset down below 1 V, at which point the POR circuitry maintains the overall reset. Both the 2.9 V and 2.6 V thresholds include some hysteresis. In normal operation, this hysteresis allows the 2.9 V detection to reliably interrupt, or a regularly-executed event loop to sense the condition. Features available only in LPC213x/01 parts include ability to put the BOD in power-down mode, turn it on or off and to control when the BOD will reset the LPC213x/01 microcontroller. This can be used to further reduce power consumption when a low power mode (such as Power Down) is invoked.

6.18.5 Code security

This feature of the LPC2131/32/34/36/38 allow an application to control whether it can be debugged or protected from observation. If after reset on-chip bootloader detects a valid checksum in ash and reads 0x8765 4321 from address 0x1FC in ash, debugging will be disabled and thus the code in ash will be protected from observation. Once debugging is disabled, it can be enabled only by performing a full chip erase using the ISP.

6.18.6 External interrupt inputs

The LPC2131/32/34/36/38 include up to nine edge or level sensitive External Interrupt Inputs as selectable pin functions. When the pins are combined, external events can be processed as four independent interrupt signals. The External Interrupt Inputs can optionally be used to wake up the processor from Power-down mode.

6.18.7 Memory Mapping Control

The Memory Mapping Control alters the mapping of the interrupt vectors that appear beginning at address 0x0000 0000. Vectors may be mapped to the bottom of the on-chip ash memory, or to the on-chip static RAM. This allows code running in different memory spaces to have control of the interrupts.

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

23 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

6.18.8 Power Control

The LPC2131/32/34/36/38 support two reduced power modes: Idle mode and Power-down mode. In Idle mode, execution of instructions is suspended until either a reset or interrupt occurs. Peripheral functions continue operation during Idle mode and may generate interrupts to cause the processor to resume execution. Idle mode eliminates power used by the processor itself, memory systems and related controllers, and internal buses. In Power-down mode, the oscillator is shut down and the chip receives no internal clocks. The processor state and registers, peripheral registers, and internal SRAM values are preserved throughout Power-down mode and the logic levels of chip output pins remain static. The Power-down mode can be terminated and normal operation resumed by either a reset or certain specic interrupts that are able to function without clocks. Since all dynamic operation of the chip is suspended, Power-down mode reduces chip power consumption to nearly zero. Selecting an external 32 kHz clock instead of the PCLK as a clock-source for the on-chip RTC will enable the microcontroller to have the RTC active during Power-down mode. Power-down current is increased with RTC active. However, it is signicantly lower than in Idle mode. A Power Control for Peripherals feature allows individual peripherals to be turned off if they are not needed in the application, resulting in additional power savings.

6.18.9 VPB bus

The VPB divider determines the relationship between the processor clock (CCLK) and the clock used by peripheral devices (PCLK). The VPB divider serves two purposes. The rst is to provide peripherals with the desired PCLK via VPB bus so that they can operate at the speed chosen for the ARM processor. In order to achieve this, the VPB bus may be slowed down to 12 to 14 of the processor clock rate. Because the VPB bus must work properly at power-up (and its timing cannot be altered if it does not work since the VPB divider control registers reside on the VPB bus), the default condition at reset is for the VPB bus to run at 14 of the processor clock rate. The second purpose of the VPB divider is to allow power savings when an application does not require any peripherals to run at the full processor rate. Because the VPB divider is connected to the PLL output, the PLL remains active (if it was running) during Idle mode.

6.19 Emulation and debugging

The LPC2131/32/34/36/38 support emulation and debugging via a JTAG serial port. A trace port allows tracing program execution. Debugging and trace functions are multiplexed only with GPIOs on Port 1. This means that all communication, timer and interface peripherals residing on Port 0 are available during the development and debugging phase as they are when the application is run in the embedded system itself.

6.19.1 EmbeddedICE
Standard ARM EmbeddedICE logic provides on-chip debug support. The debugging of the target system requires a host computer running the debugger software and an EmbeddedICE protocol convertor. EmbeddedICE protocol convertor converts the Remote Debug Protocol commands to the JTAG data needed to access the ARM core.
LPC2131_32_34_36_38_4 NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

24 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

The ARM core has a Debug Communication Channel function built-in. The debug communication channel allows a program running on the target to communicate with the host debugger or another separate host without stopping the program ow or even entering the debug state. The debug communication channel is accessed as a co-processor 14 by the program running on the ARM7TDMI-S core. The debug communication channel allows the JTAG port to be used for sending and receiving data without affecting the normal program ow. The debug communication channel data and control registers are mapped in to addresses in the EmbeddedICE logic.

6.19.2 Embedded trace

Since the LPC2131/32/34/36/38 have signicant amounts of on-chip memory, it is not possible to determine how the processor core is operating simply by observing the external pins. The Embedded Trace Macrocell provides real-time trace capability for deeply embedded processor cores. It outputs information about processor execution to the trace port. The ETM is connected directly to the ARM core and not to the main AMBA system bus. It compresses the trace information and exports it through a narrow trace port. An external trace port analyzer must capture the trace information under software debugger control. Instruction trace (or PC trace) shows the ow of execution of the processor and provides a list of all the instructions that were executed. Instruction trace is signicantly compressed by only broadcasting branch addresses as well as a set of status signals that indicate the pipeline status on a cycle by cycle basis. Trace information generation can be controlled by selecting the trigger resource. Trigger resources include address comparators, counters and sequencers. Since trace information is compressed the software debugger requires a static image of the code being executed. Self-modifying code can not be traced because of this restriction.

6.19.3 RealMonitor
RealMonitor is a congurable software module, developed by ARM Inc., which enables real time debug. It is a lightweight debug monitor that runs in the background while users debug their foreground application. It communicates with the host using the DCC, which is present in the EmbeddedICE logic. The LPC2131/32/34/36/38 contain a specic conguration of RealMonitor software programmed into the on-chip ash memory.

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

25 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

7. Limiting values
Table 5. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134).[1] Symbol VDD VDDA Vi(VBAT) Vi(VREF) VIA VI Parameter supply voltage (core and external rail) analog 3.3 V pad supply voltage input voltage on pin VBAT input voltage on pin VREF analog input voltage input voltage on ADC related pins 5 V tolerant I/O pins; only valid when the VDD supply voltage is present other I/O pins IDD ISS Tstg Ptot(pack) supply current ground current storage temperature total power dissipation (per package) based on package heat transfer, not device power consumption human body model all pins
[1]
[6] [2]

Conditions

Min 0.5 0.5

Max +3.6 +4.6 +4.6 +4.6 +5.1 +6.0

Unit V V V V V V

for the RTC

0.5 0.5 0.5 0.5

[2]

0.5 -

VDD + 0.5[3] V 100[4] 100[4] +125 1.5 mA mA C W

per supply pin per ground pin

[5]

40 -

Vesd

electrostatic discharge voltage

4000

+4000

The following applies to the Limiting values: a) This product includes circuitry specically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum. b) Parameters are valid over operating temperature range unless otherwise specied. All voltages are with respect to VSS unless otherwise noted. Including voltage on outputs in 3-state mode. Not to exceed 4.6 V. The peak current is limited to 25 times the corresponding maximum current. Dependent on package type. Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k series resistor.

[2] [3] [4] [5] [6]

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

26 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

8. Static characteristics
Table 6. Static characteristics Tamb = 40 C to +85 C for commercial applications, unless otherwise specied. Symbol VDD VDDA Vi(VBAT) Vi(VREF) IIL IIH IOZ Ilatch VI VO VIH VIL Vhys VOH VOL IOH IOL IOHS IOLS Ipd Ipu IDD(act) Parameter supply voltage (core and external rail) analog 3.3 V pad supply voltage input voltage on pin VBAT input voltage on pin VREF LOW-level input current HIGH-level input current OFF-state output current I/O latch-up current input voltage output voltage HIGH-level input voltage LOW-level input voltage hysteresis voltage HIGH-level output voltage IOH = 4 mA LOW-level output voltage HIGH-level output current LOW-level output current HIGH-level short-circuit current LOW-level short-circuit current pull-down current pull-up current active mode supply current IOL = 4 mA VOH = VDD 0.4 V VOL = 0.4 V VOH = 0 V VOL = VDDA VI = 5 V VI = 0 V VDD < VI < 5 V VDD = 3.3 V; Tamb = 25 C; code
[6] [6] [6] [6] [7]

Conditions

Min 3.0 2.5 2.0[2] 3.0

Typ[1] 3.3 3.3 3.3 3.3 0.4 50 50 0

Max 3.6 3.6 3.6 3.6 3 3 3 100 5.5 VDD 0.8 0.4 45 50 150 85 0

Unit V V V V A A A mA V V V V V V V mA mA mA mA A A A

Standard port pins, RESET, RTCK VI = 0 V; no pull-up VI = VDD; no-pull-down VO = 0 V; VO = VDD; no pull-up/down (0.5VDD) < VI < (1.5VDD); Tj < 125 C pin congured to provide a digital function output active
[3][4][5]

0 0 2.0 VDD 0.4 4 4 10 15 0

[7]

[8] [9] [8]

while(1){}
executed from ash, no active peripherals CCLK = 10 MHz CCLK = 60 MHz IDD(pd) Power-down mode supply VDD = 3.3 V; Tamb = 25 C current VDD = 3.3 V; Tamb = 85 C 10 40 60 200 500 mA mA A A

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

27 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

Table 6. Static characteristics continued Tamb = 40 C to +85 C for commercial applications, unless otherwise specied. Symbol IBATpd Parameter Conditions Min Typ[1] Max Unit Power-down mode battery RTC clock = 32 kHz supply current[10] (from RTCX pins); Tamb = 25 C VDD = 3.0 V; Vi(VBAT) = 2.5 V VDD = 3.0 V; Vi(VBAT) = 3.0 V VDD = 3.3 V; Vi(VBAT) = 3.3 V VDD = 3.6 V; Vi(VBAT) = 3.6 V IBATact active mode battery supply current[10] CCLK = 60 MHz; PCLK = 15 MHz; PCLK enabled to RTCK; RTC clock = 32 kHz (from RTCX pins); Tamb = 25 C VDD = 3.0 V; Vi(VBAT) = 3.0 V VDD = 3.3 V; Vi(VBAT) = 3.3 V VDD = 3.6 V; Vi(VBAT) = 3.6 V IBATact(opt) optimized active mode battery supply current[10][11] PCLK disabled to RTCK in the PCONP register; RTC clock = 32 kHz (from RTCX pins); Tamb = 25 C; Vi(VBAT) = 3.3 V CCLK = 6 MHz CCLK = 25 MHz CCLK = 50 MHz CCLK = 60 MHz I2C-bus VIH VIL Vhys VOL ILI pins HIGH-level input voltage LOW-level input voltage hysteresis voltage LOW-level output voltage input leakage current IOLS = 3 mA VI = VDD VI = 5 V Oscillator pins Vi(XTAL1) Vo(XTAL2) Vi(RTCX1) Vo(RTCX2) input voltage on pin XTAL1 output voltage on pin XTAL2 input voltage on pin RTCX1 output voltage on pin RTCX2 0 0 0 0 1.8 1.8 1.8 1.8 V V V V
[6] [13] [13] [12] [12]

14 16 18 20

A A A A

78 80 82

A A A

0.7VDD -

21 23 27 30 0.5VDD 2 10

0.3VDD 0.4 4 22

A A A A V V V V A A

[1] [2] [3]

Typical ratings are not guaranteed. The values listed are at room temperature (25 C), nominal supply voltages. The RTC typically fails when Vi(VBAT) drops below 1.6 V. Including voltage on outputs in 3-state mode.
NXP B.V. 2007. All rights reserved.

LPC2131_32_34_36_38_4

Product data sheet

Rev. 04 16 October 2007

28 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

[4] [5] [6] [7] [8] [9]

VDD supply voltages must be present. 3-state outputs go into 3-state mode when VDD is grounded. Accounts for 100 mV voltage drop in all supply lines. Only allowed for a short time period. Minimum condition for VI = 4.5 V, maximum condition for VI = 5.5 V. Applies to P1.16 to P1.25.

[10] On pin VBAT. [11] Optimized for low battery consumption. [12] The input threshold voltage of I2C-bus pins meets the I2C-bus specication, so an input voltage below 1.5 V will be recognized as a logic 0 while an input voltage above 3.0 V will be recognized as a logic 1. [13] To VSS.

Table 7. ADC static characteristics VDDA = 2.5 V to 3.6 V; Tamb = 40 C to +85 C, unless otherwise specied; ADC frequency 4.5 MHz. Symbol VIA Cia ED EL(adj) EO EG ET
[1] [2] [3] [4] [5] [6]

Parameter analog input voltage analog input capacitance

Conditions

Min 0 [1][2] [3] [4] [5] [6]

Typ -

Max VDDA 1 1 2 3 0.5 4

Unit V pF LSB LSB LSB % LSB

differential linearity error VSSA = 0 V, VDDA = 3.3 V integral non-linearity offset error gain error absolute error VSSA = 0 V, VDDA = 3.3 V VSSA = 0 V, VDDA = 3.3 V VSSA = 0 V, VDDA = 3.3 V VSSA = 0 V, VDDA = 3.3 V

The ADC is monotonic, there are no missing codes. The differential linearity error (ED) is the difference between the actual step width and the ideal step width. See Figure 7. The integral no-linearity (EL(adj)) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See Figure 7. The offset error (EO) is the absolute difference between the straight line which ts the actual curve and the straight line which ts the ideal curve. See Figure 7. The gain error (EG) is the relative difference in percent between the straight line tting the actual transfer curve after removing offset error, and the straight line which ts the ideal transfer curve. See Figure 7. The absolute voltage error (ET) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated A/D and the ideal transfer curve. See Figure 7.

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

29 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

offset error EO 1023

gain error EG

1022

1021

1020

1019

1018

(2)

7 code out 6
(1)

5
(5)

4
(4)

3
(3)

1 LSB (ideal) 1018 1019 1020 1021 1022 1023 1024

0 1 offset error EO 2 3 4 5 6 7 VIA (LSBideal)

1 LSB =

VDDA VSSA 1024

002aac046

(1) Example of an actual transfer curve. (2) The ideal transfer curve. (3) Differential linearity error (ED). (4) Integral non-linearity (EL(adj)). (5) Center of a step of the actual transfer curve.

Fig 7. ADC characteristics

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

30 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

LPC2131/32/34/36/38
20 k

ADx.ySAMPLE
3 pF 5 pF

ADx.y

Rvsi

VEXT

VSS
002aad452

Fig 8. Suggested ADC interface - LPC2131/32/34/36/38 ADx.y pin

9. Dynamic characteristics
Table 8. Dynamic characteristics Tamb = 40 C to +85 C for commercial applications, VDD over specied ranges.[1] Symbol External clock fosc Tcy(clk) tCHCX tCLCX tCLCH tCHCL tr(o) tf(o) I2C-bus tf(o)
[1] [2] [3]

Parameter oscillator frequency clock cycle time clock HIGH time clock LOW time clock rise time clock fall time output rise time output fall time pins (P0.2 and P0.3) output fall time

Conditions

Min 10 40 Tcy(clk) 0.4 Tcy(clk) 0.4 -

Typ[2] 10 10 -

Max 25 100 5 5 -

Unit MHz ns ns ns ns ns ns ns ns

Port pins (except P0.2 and P0.3)

VIH to VIL

20 + 0.1 Cb[3]

Parameters are valid over operating temperature range unless otherwise specied. Typical ratings are not guaranteed. The values listed are at room temperature (25 C), nominal supply voltages. Bus capacitance Cb in pF, from 10 pF to 400 pF.

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

31 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

9.1 Timing
VDD 0.5 V 0.45 V

0.2VDD + 0.9 V 0.2VDD 0.1 V tCHCL tCLCX Tcy(clk)

002aaa907

tCHCX tCLCH

VDD = 1.8 V.

Fig 9. External clock timing

9.2 LPC2138 power consumption measurements

40 IDD (mA) 30
002aab404
(1) (2) (3) (4) (5)

20

10

0 0 10 20 30 40 50 frequency (MHz) 60

Test conditions: code executed from ash; all peripherals are enabled in PCONP register; PCLK = CCLK/4. (1) VDD = 3.6 V at 60 C (max) (2) VDD = 3.6 V at 140 C (3) VDD = 3.6 V at 25 C (4) VDD = 3.3 V at 25 C (typical) (5) VDD = 3.3 V at 95 C (typical)

Fig 10. IDD(act) measured at different frequencies (CCLK) and temperatures

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

32 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

15 IDD (mA)

002aab403

10

(1) (2) (3) (4) (5)

0 0 10 20 30 40 50 frequency (MHz) 60

Test conditions: Idle mode entered executing code from ash; all peripherals are enabled in PCONP register; PCLK = CCLK/4. (1) VDD = 3.6 V at 140 C (max) (2) VDD = 3.6 V at 60 C (3) VDD = 3.6 V at 25 C (4) VDD = 3.3 V at 25 C (typical) (5) VDD = 3.3 V at 95 C (typical)

Fig 11. IDD idle measured at different frequencies (CCLK) and temperatures

500 IDD (A) 400

(1) (2) (3) (4)

002aab405

300

200

100

0 60

20

20

60

100

temp (C)

140

Test conditions: Power-down mode entered executing code from ash; all peripherals are enabled in PCONP register. (1) VDD = 3.6 V (2) VDD = 3.3 V (max) (3) VDD = 3.0 V (4) VDD = 3.3 V (typical)

Fig 12. IDD(pd) measured at different temperatures

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

33 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

10. Package outline

LQFP64: plastic low profile quad flat package; 64 leads; body 10 x 10 x 1.4 mm SOT314-2

c
y X A 48 49 33 32 ZE

e E HE wM bp 64 1 pin 1 index 16 ZD bp D HD wM B v M B v M A 17 detail X L Lp A A2 A1 (A 3)

2.5 scale

5 mm

DIMENSIONS (mm are the original dimensions) UNIT mm A max. 1.6 A1 0.20 0.05 A2 1.45 1.35 A3 0.25 bp 0.27 0.17 c 0.18 0.12 D (1) 10.1 9.9 E (1) 10.1 9.9 e 0.5 HD HE L 1 Lp 0.75 0.45 v 0.2 w 0.12 y 0.1 Z D (1) Z E (1) 1.45 1.05 1.45 1.05 7o o 0

12.15 12.15 11.85 11.85

Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT314-2 REFERENCES IEC 136E10 JEDEC MS-026 JEITA EUROPEAN PROJECTION

ISSUE DATE 00-01-19 03-02-25

Fig 13. Package outline SOT314-2 (LQFP64)

LPC2131_32_34_36_38_4 NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

34 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

HVQFN64: plastic thermal enhanced very thin quad flat package; no leads; 64 terminals; body 9 x 9 x 0.85 mm

SOT804-2

D D1 terminal 1 index area

B A

A E1 E

A4 c A1 detail X

C e1 e 17 L 16
1/2 e

b 32 33

v M C A B w M C

y1 C

Eh
1/2 e

e2

1 terminal 1 index area 64 Dh 0 DIMENSIONS (mm are the original dimensions) UNIT mm A max. 1 A1 0.05 0.00 A4 0.80 0.65 b 0.30 0.18 c 0.2 D 9.05 8.95 D1 8.95 8.55 Dh 7.25 6.95 49

48 X 5 scale E 9.05 8.95 E1 8.95 8.55 Eh 7.25 6.95 e 0.5 e1 7.5 e2 7.5 L 0.5 0.3 v 0.1 w 0.05 y 0.05 y1 0.1 10 mm

OUTLINE VERSION SOT804-2

REFERENCES IEC --JEDEC MO-220 JEITA ---

EUROPEAN PROJECTION

ISSUE DATE 04-03-25

Fig 14. Package outline SOT804-2 (HVQFN64)

LPC2131_32_34_36_38_4 NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

35 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

11. Abbreviations
Table 9. Acronym ADC BOD CPU DAC DCC FIFO GPIO JTAG PLL POR PWM RAM SPI SRAM SSP UART VPB Acronym list Description Analog-to-Digital Converter BrownOut Detection Central Processing Unit Digital-to-Analog Converter Debug Communications Channel First In, First Out General Purpose Input/Output Joint Test Action Group Phase-Locked Loop Power-On Reset Pulse Width Modulator Random Access Memory Serial Peripheral Interface Static Random Access Memory Synchronous Serial Port Universal Asynchronous Receiver/Transmitter VLSI Peripheral Bus

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

36 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

12. Revision history

Table 10. Revision history Release date Data sheet status Product data sheet Change notice Supersedes LPC2131_32_34_36_38_3 Document ID Modications:

LPC2131_32_34_36_38_4 20071016

The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Figure 1: changed incorrect character font Figure 5: added gure note Table 3: description for function AD1.3, pin 38, changed LPC2138 into LPC2134/36/38 Figure 7: added Figure 9: added gure note Product data sheet Preliminary data sheet Preliminary data sheet LPC2131_32_34_36_38_2 LPC2131_2132_2138_1 -

LPC2131_32_34_36_38_3 20060921 LPC2131_32_34_36_38_2 20050318 LPC2131_2132_2138_1 20041118

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

37 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

13. Legal information

13.1 Data sheet status
Document status[1][2] Objective [short] data sheet Preliminary [short] data sheet Product [short] data sheet
[1] [2] [3]

Product status[3] Development Qualication Production

Denition This document contains data from the objective specication for product development. This document contains data from the preliminary specication. This document contains the product specication.

Please consult the most recently issued document before initiating or completing a design. The term short data sheet is explained in section Denitions. The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

13.2 Denitions
Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales ofce. In case of any inconsistency or conict with the short data sheet, the full data sheet shall prevail.

result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customers own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specied use without further testing or modication. Limiting values Stress above one or more limiting values (as dened in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/prole/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

13.3 Disclaimers
General Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to

13.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. I2C-bus logo is a trademark of NXP B.V.

14. Contact information

For additional information, please visit: http://www.nxp.com For sales ofce addresses, send an email to: [email protected]

LPC2131_32_34_36_38_4

NXP B.V. 2007. All rights reserved.

Product data sheet

Rev. 04 16 October 2007

38 of 39

NXP Semiconductors

LPC2131/32/34/36/38
Single-chip 16/32-bit microcontrollers

15. Contents
1 2 2.1 2.2 3 3.1 4 5 5.1 5.2 6 6.1 6.2 6.3 6.4 6.5 6.5.1 6.6 6.7 6.7.1 6.7.2 6.8 6.8.1 6.8.2 6.9 6.9.1 6.10 6.10.1 6.10.2 6.11 6.11.1 6.12 6.12.1 6.13 6.13.1 6.14 6.14.1 6.15 6.15.1 6.16 6.16.1 6.17 6.17.1 6.18 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Enhancements brought by LPC213x/01 devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Key features common for LPC213x and LPC213x/01 . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 Ordering options . . . . . . . . . . . . . . . . . . . . . . . . 3 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Pinning information . . . . . . . . . . . . . . . . . . . . . . 5 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 9 Functional description . . . . . . . . . . . . . . . . . . 13 Architectural overview. . . . . . . . . . . . . . . . . . . 13 On-chip ash program memory . . . . . . . . . . . 13 On-chip static RAM. . . . . . . . . . . . . . . . . . . . . 13 Memory map. . . . . . . . . . . . . . . . . . . . . . . . . . 14 Interrupt controller . . . . . . . . . . . . . . . . . . . . . 15 Interrupt sources. . . . . . . . . . . . . . . . . . . . . . . 15 Pin connect block . . . . . . . . . . . . . . . . . . . . . . 16 General purpose parallel I/O and Fast I/O . . . 16 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Fast I/O features available in LPC213x/01 only 17 10-bit ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 ADC features available in LPC213x/01 only . . 17 10-bit DAC . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 UARTs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 UART features available in LPC213x/01 only . 18 I2C-bus serial I/O controller . . . . . . . . . . . . . . 18 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 SPI serial I/O controller. . . . . . . . . . . . . . . . . . 18 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 SSP serial I/O controller . . . . . . . . . . . . . . . . . 19 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 General purpose timers/external event counters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Watchdog timer. . . . . . . . . . . . . . . . . . . . . . . . 20 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Real-time clock . . . . . . . . . . . . . . . . . . . . . . . . 20 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Pulse width modulator . . . . . . . . . . . . . . . . . . 21 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 System control . . . . . . . . . . . . . . . . . . . . . . . . 22 6.18.1 6.18.2 6.18.3 6.18.4 6.18.5 6.18.6 6.18.7 6.18.8 6.18.9 6.19 6.19.1 6.19.2 6.19.3 7 8 9 9.1 9.2 10 11 12 13 13.1 13.2 13.3 13.4 14 15 Crystal oscillator. . . . . . . . . . . . . . . . . . . . . . . PLL. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Reset and wake-up timer . . . . . . . . . . . . . . . . Brownout detector . . . . . . . . . . . . . . . . . . . . . Code security . . . . . . . . . . . . . . . . . . . . . . . . . External interrupt inputs . . . . . . . . . . . . . . . . . Memory Mapping Control. . . . . . . . . . . . . . . . Power Control. . . . . . . . . . . . . . . . . . . . . . . . . VPB bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Emulation and debugging. . . . . . . . . . . . . . . . EmbeddedICE . . . . . . . . . . . . . . . . . . . . . . . . Embedded trace. . . . . . . . . . . . . . . . . . . . . . . RealMonitor . . . . . . . . . . . . . . . . . . . . . . . . . . Limiting values . . . . . . . . . . . . . . . . . . . . . . . . Static characteristics . . . . . . . . . . . . . . . . . . . Dynamic characteristics . . . . . . . . . . . . . . . . . Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . LPC2138 power consumption measurements Package outline . . . . . . . . . . . . . . . . . . . . . . . . Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . Revision history . . . . . . . . . . . . . . . . . . . . . . . Legal information . . . . . . . . . . . . . . . . . . . . . . Data sheet status . . . . . . . . . . . . . . . . . . . . . . Denitions . . . . . . . . . . . . . . . . . . . . . . . . . . . Disclaimers. . . . . . . . . . . . . . . . . . . . . . . . . . . Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . Contact information . . . . . . . . . . . . . . . . . . . . Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 22 22 23 23 23 23 24 24 24 24 25 25 26 27 31 32 32 34 36 37 38 38 38 38 38 38 39

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information.

NXP B.V. 2007.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: [email protected] Date of release: 16 October 2007 Document identifier: LPC2131_32_34_36_38_4