0111

Roll#

National University of Computer and Emerging Sciences, Lahore Campus

AL UNIVE: Course: Digital Logic Design Course Code: EE1005
Program: BS(Computer Science/ Data
COMGF Science/Robotics /BSR-2E) Semester: Spring 2023
Duration: 180 Minutes Total Marks: 90
Paper Date: 31/5/2023 Weight 45%
Section: ALL Page(s): 10
Exam: Final Exam Roll No.

Section:
Instruction/Notes: Attempt all the questions in the space provided to you in this answer booklet.
Make sure towrite down your roll # on EVERY sheet in the given space.
Use of a calculator is not allowed.
You can use a rough sheet but it will not be collected.

Marks
CLO 1 (9) CLO 2 (6) CLO 3 (14) CLO 4 (10) CLO5 (51)

Question 1: Short questions (marks 5x3)

1. (2724)8 + (3211)4 = ( 5006 )7 CLO1

(ax8+7xS+x84xs°) +(3xË+ x Ix4 +1x)

(193t32+4+)
=(104+448+lb +4) + 245-6n

(1731)10 = (5o06),
2. Represent the following decimal numbers into 6-bit binary and then subtract using 2's
complement method.
CLO1
(25)- (18)

For(5)16), add in te As conhlen I8

+
Awss(oool),=7),o 1| Pa ge
FAST SChool of Computer Science
 FAST
School 5. 3.
4.
Design Which inData
of A AbtuT| sequence. (2A.9):6 Convert
Computer stored
B| XNOR micro-operation
to the
After in following
Science XNDR gate a 5h-44 (
register
using T1,
the (5R:44 numbers
=2 2x1 was 5
value is
"101011".
MUX performed
changed 2 )
Do
B Suppose
on to
A the
"010110"
register T1
and
at and T2
T1after are
and two
T2,
T2
micro-operations
respectively value Roll #

changed
2
Pag | ? CLO1
CLO2 to"001011".
carried
e AOB CLO2
out
 FAST Part A
i.
Question
SChool
Given
1 1 1 1 1 1 0 W
of
the
2:
Computer Combinational
circuit

Science below,
Mux2x1 MUX2x1

W
1 0 1 1 1 X
complete
Circuit
Decoder
2x4
the
truth

1 1 1 1 1 table
Adder
Half Adder
Half

for
the
S C
output
Encoder4x2

1 1 1 0 1 1 1 1 G.
8+6+10)
(marks
Roll#2

G Salton
Page 3|
CLO3
G

0111
 FAST and
number, and Part C Optimize Part B
magnitude A
School block outputs
1 1 A
diagram and the 1 1
of
Computer G=1 E=1
comparator following
(W, G
11 01 00
of the if if
the both x, WX
Science first Y, Boolean
1-bit numbers is z) po
number a
F(W,
1 1 magnitudecombinational
=Y+ 1
function
X,
are 01 Y,
is Z)
greater 5
equal; 6 =) by
comparator
W+ means
than L=1,circuit 11
m(0,1,2,4,5,6,8,10,12,15)
H

1 E the ifthat of 1 1
are the a
second
WZ+XZ+W*Yz 10 4-variable
first
shown compares
number
number.
below. map:
two
0 1 L The numbersis 1
less
truth Roll #
than
table, of
the equal
Page 4| CLO4
second
circuit, CLO3
sizes
1 G
 FAST Do Co
D, than bits bit Using
School magnitude
each the
and D
of (C;Co 1-bit
G=1,
Computer Comparator.
magnitude
ifand
C
is
D,Do)
Science greater
A
and
comparator A
G L than there 2-bit

magnitude
D.
Clearly wil as
be a G
3 block
label
outputs
comparator
and
inputs/outputs
E=1, external B A
comparesif
and C gates,
to
get are DtwOdesign comparator
magnitude
numbers
credit.equal, 1-bit
-
the
Roll #
L=1, circuit
E C
Pag5|e ifand of
isC D a
oftwo
solutien
less G L
2 E

0111
 FAST Suppose
QuestionFlip3:
Design
SChool
this you
of flip
Computer have
flop
the
using flops
1 1
Flip
Science
JK-flip flop
LM
flop
with
and
1 1 M the
additional
following

D
M
gates characteristic
1

Clock table.

(marks
9+6) Roll #

K
6|
CLO5
Page
 FAST thfille toYour CLO5 InputA
Question Give
sequential
SChool task an
equations
state is excitation
of to 4:
Computer circuit
analyze
table Present
State
Sequential
of
Lg table
then L the is 1 1
Science the = designed
for
draw given A =X two
+A'B'X + Circuit this
a AB' LMusing flip
statecircuit.
flip State
Next flop
twAnalysis
o
diagram Use flops 1 0
LM
the Y=
(A p Tli
of
characteristic A' flops
&
the
(B+ B)
given (described
and X X L

sequential table X)MgM the

= = Output in
of (XB+ the
circuit. LM
A'X (Y) Q3) (marks
12+4) X X M
flip A)'
and Roll #
flop are
an
(givenQ3) in given
input
Pag 7|e
below:
X.
The

0111
 FAST diagram:
State
-

School
A Pronent
Stet
of
Computer

Science

Ne
A
tate
B

Lp
MA
Roll #

Scdeutrey
Mo
 FAST You
Complete stack.stack. In First
Out)
the Using system. bestack. the the top There
addition, Delete Registers
Question 5:
School may 1 1 Control
Signals following removed previous because top,
The
Another the There is
add the
of the outputs concept three-plate a
Computer any an is
circuit Insert operations (deleted) (second previous of
outputoutput 1 1 o only
additional the
given
"Full" of one spring.
Science "Empty" "Full" registers, from place plate) plate stack
and Remove Remove Insert No with
logic below.
"Empty" becomes change it ingoesmoves
The in
a the a
gates, becomes a a plate design and the tWo
You plate plate control to canteen
in that stack the bottom to
havenormally into the Function a the
functional 1 from from is middle
when
1 the stack signalsdigital the from middle with
3 when
flip the the places
stack system topwhere place a
blocks, flops remain the the
stack stack Insert
stack of place. arespring
where stack the aand
at is and for
as logic istull, stack.
plate the Whenempty.inside.
required. Delete this
Do empty, can first
is 0. i.e. three-plate This a The
When
the as beplate third
all plate
top i.e. the follows: is
placed a
essentially goes second plate
there three placed
of stack
the (Inserted) to is Roll #
is
plates thplaced
stack. no that e plate first
a (marks20)
Page 9 plate can LIFO bottom on is stays
are in
it
placed
in in perform (Last or the .Sdatisn
CLO5 of at
the the can the top, onthe
In

0111
 FAST

School Jyseyt
Delit
of
Computer

Science

3 2 2
S MUX 4x) MUX
MUX

clock

D2 D1 Do
Roll #

Q2' Q1 Q1 Qo
Q2 Qo'
10
Pa|
ge

FULL EMPTY O11