0% found this document useful (0 votes)
6 views4 pages

Cyclone2 BR

The Cyclone Series by Altera offers low-cost FPGAs designed to compete with ASICs, featuring the Cyclone II FPGAs that provide enhanced logic density and application-focused features at a lower cost. The series supports Nios II embedded processors, enabling high-performance applications while maintaining cost efficiency. Additionally, Cyclone II devices incorporate advanced functionalities such as embedded multipliers and support for various memory interfaces, making them suitable for a wide range of applications.

Uploaded by

dltailieu
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
6 views4 pages

Cyclone2 BR

The Cyclone Series by Altera offers low-cost FPGAs designed to compete with ASICs, featuring the Cyclone II FPGAs that provide enhanced logic density and application-focused features at a lower cost. The series supports Nios II embedded processors, enabling high-performance applications while maintaining cost efficiency. Additionally, Cyclone II devices incorporate advanced functionalities such as embedded multipliers and support for various memory interfaces, making them suitable for a wide range of applications.

Uploaded by

dltailieu
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 4

®

Cyclone Series
The Lowest-Cost FPGAs Ever

Featuring
Cyclone II FPGAs

August 2004
Cyclone Series of FPGAs Low-Cost Nios II Embedded
Processors
Altera's low-cost Cyclone™
series provides the benefits of The low-cost Nios® II soft processor family
programmable logic at price points competitive with ASICs features a general-purpose RISC CPU
and ASSPs. Based on extensive input from hundreds of cus- architecture designed to address a wide range of embedded
tomers, Cyclone FPGAs were built from the ground up for applications in Altera® FPGAs for as little as $0.35 of logic.
low cost. These devices provide a high-volume solution with By taking advantage of the embedded multipliers in the
application-focused features such as embedded memory, Cyclone II family, the Nios II processors provide higher
external memory interfaces, and clock management circuitry. performance (more than 100 DMIPs) and greater efficiency
than in previous low-cost FPGAs. Additionally, the Cyclone II
Cyclone II FPGAs extend the series’ logic density to more
family can incorporate multiple Nios II processors in a sin-
than 68K logic elements (LEs) at thirty percent lower cost than
gle device for increased system performance, better power
first-generation Cyclone devices. They also offer additional
efficiency, and greater cost savings. The three Nios II proces-
functionality: embedded multipliers, additional external
sors share a common 32-bit instruction set architecture and
memory interface support, and new I/O interface capabilities.
are 100 percent binary code compatible. Cyclone II devices
Cyclone II devices are manufactured on 300-mm wafers using support all members of the Nios II processor family:
Taiwan Semiconductor Manufacturing Company’s (TSMC’s)
Nios II /f (fast): Highest performance, moderate logic usage
90-nm low-k dielectric process, the same process as Altera’s
Stratix® II devices, thereby assuring rapid availability. By Nios II /s (standard): High performance, low logic usage
minimizing silicon area, Cyclone II devices can support com- Nios II /e (economy): Lowest logic usage, lowest cost
plex digital systems on a single chip at a cost that rivals ASICs.

Table 1. Cyclone Series Features


An Ideal ASIC Alternative
Parameter Cyclone Cyclone II
For applications that currently use low- to mid-density Core Voltage 1.5 V 1.2 V
ASICs, Cyclone and Cyclone II FPGAs were designed to
I/O Voltage 3.3 V, 2.5 V, 1.8 V, 3.3 V, 2.5 V, 1.8 V,
provide a perfect mix of density and features to provide a 1.5 V 1.5 V
low-cost alternative to ASICs. The Cyclone series provides Process Technology 130-nm 90-nm
a flexible, risk-free option without up-front non-recurring
Logic Elements 2,910 to 20,060 4,608 to 68,416
engineering charges or minimum order quantities. With its
User I/O Pins 65 to 301 85 to 622
low-cost solution unmatched by any other FPGA, Cyclone II
devices offer advanced features such as embedded 18x18 DSP Implementation Logic Elements Embedded 18x18
Multipliers1
multipliers for high-performance digital signal processing
(DSP) applications and support for memory interfaces such M4K RAM Blocks 13 to 64 26 to 250

as DDR2 (up to 334 Mbps) and QDRII (up to 668 Mbps). Phase-Locked Loops (PLLs) 1 to 2 2 to 4

Table 1 summarizes the features of the Cyclone series, and I/O Standards Support LVTTL, LVCMOS, LVTTL, LVCMOS,
PCI, SSTL, LVDS, PCI, PCI-X, SSTL,
Table 2 details Cyclone II features. Figure 1 shows architec- RSDS HSTL, LVDS,
tural highlights of the Cyclone II floorplan. mini-LVDS, RSDS,
LVPECL
External Memory SDR, DDR SDR, DDR, DDR2,
New Applications for FPGAs Interfaces QDRII
With its higher densities, enhanced features, and lower Speed Grades -6, -7, -8 -6, -7, -8
prices, Cyclone II devices extend the use of FPGAs in Note: 1
Each embedded 18x18 multiplier is configurable as two independent
applications that previously required low- to mid- 9x9 multipliers.
density ASICs. Thousands of customers have used the
first-generation Cyclone devices in the two years since
their introduction, and the second generation is an attrac-
tive solution for an even wider range of applications.

2 Altera Corporation
Low-Cost Configuration Devices Figure 1. Cyclone II Floorplan
To offer the lowest total solution cost, Altera created a
low-cost serial configuration device family for the Cyclone
Embedded Multipliers
series. On average, these serial configuration devices are
priced for volume applications at as low as 10 percent the
Logic Array
price of the corresponding Cyclone series device. Four serial
configuration devices (1 Mbit, 4 Mbit, 16 Mbit, and 64 Mbit)
M4K Memory Blocks
are offered in space-saving 8-pin and 16-pin small-outline
integrated circuit (SOIC) packages for the Cyclone series. To
Side I/O Elements with
add even more value, any unused memory in these devices
Support for PCI/PCI-X &
can be used for general-purpose storage, such as storing the Memory Interfaces
software code for Nios II embedded processors.

Top & Bottom I/O Elements Phase-Locked


Design Software with Support for Memory Interfaces Loops

Cyclone series designs can be developed


from concept to configuration using the
free Quartus® II Web Edition software, a comprehensive suite of synthesis, optimization, and verifi-
available from the Altera web site. cation tools in a unified design environment. In addition,
Cyclone and Cyclone II devices are also supported in designers can select, integrate, and evaluate intellectual
Altera’s flagship Quartus II software, the industry’s most property in Cyclone series designs in minutes within this
advanced development software. Quartus II software provides easy-to-use software environment.

Table 2. Cyclone II Device Highlights


Feature Benefit
Embedded Memory The Cyclone II M4K embedded memory structure consists of 4,608 bits per block supporting multiple
configurations, including true dual-port and single-port RAM, ROM, and first-in first-out (FIFO) buffers.
Embedded 18x18 Multipliers Running at up to 250 MHz, Cyclone II embedded 18x18 multipliers can implement common DSP functions
such as finite impulse response (FIR) filters, fast Fourier transforms (FFTs), and correlators. Each 18x18 mul-
tiplier can be used as two independent 9x9 multipliers. The multipliers eliminate the performance bottleneck
in complex arithmetic calculations and significantly increase overall DSP system throughput.
I/O Standard Support Cyclone II devices include LVTTL, LVCMOS, PCI, PCI-X, SSTL, and HSTL single-ended I/O standard sup-
port. For differential signaling requirements, Cyclone II devices support LVDS (up to 805 Mbps receiving
and 622 Mbps transmitting), mini-LVDS, RSDS, LVPECL, SSTL, and HSTL system interfaces.
External Memory Cyclone II devices have dedicated interfaces to support high-speed memory devices including 167 MHz
Interfaces (668 Mbps) QDRII SRAM devices. Cyclone II devices also support SDR, DDR, and DDR2 interfaces.
Clock Management Up to sixteen low-skew, global clock networks span the entire device, fed by sixteen dedicated input
Circuitry clock pins. PLLs, each with three output taps, feature frequency synthesis and phase-shifting capabilities
for complete system clock management on- and off-chip.
Nios II Embedded Processors By supporting all Nios II soft processor cores, Cyclone series devices balance performance needs and
device resource use for embedded processing applications.
Intellectual Property (IP) IP functions that are developed, tested, and licensed by Altera and Altera Megafunction Partners Program
(AMPPSM) partners can be implemented on Cyclone series devices. Available functions include PCI, mem-
ory controllers, and FFTs.
Serial Configuration Devices Altera’s serial configuration device family is designed to deliver the lowest cost configuration solution
in the market. These devices can store configuration data while using remaining resources for general-
purpose storage.

Altera Corporation 3
Table 3. Cyclone II Family Overview
Feature EP2C5 EP2C8 EP2C20 EP2C35 EP2C50 EP2C70
LEs 4,608 8,256 18,752 33,216 50,528 68,416
M4K RAM Blocks 26 36 52 105 129 250
Total RAM Bits 119,808 165,888 239,616 483,840 594,432 1,152,000
Embedded 18x18 Multipliers 13 18 26 35 86 150
PLLs 2 2 4 4 4 4
Maximum User I/O Pins 142 182 315 475 450 622
Available Packages 144-pin TQFP1 144-pin TQFP 208-pin PQFP 484-pin FBGA 484-pin FBGA 672-pin FBGA
208-pin PQFP2 208-pin PQFP 256-pin FBGA 672-pin FBGA 672-pin FBGA 896-pin FBGA
256-pin FBGA3 256-pin FBGA 484-pin FBGA
1 2 3
Notes: TQFP: thin quad flat pack, PQFP: plastic quad flat pack, FBGA: FineLine BGA® package

Table 4. Cyclone Family Overview


Feature EP1C3 EP1C4 EP1C6 EP1C12 EP1C20
LEs 2,910 4,000 5,980 12,060 20,060
M4K RAM Blocks 13 17 20 52 64
Total RAM Bits 59,904 78,336 92,160 239,616 294,912
PLLs 1 2 2 2 2
Maximum User I/O Pins 104 301 185 249 301
Available Packages 100-pin TQFP 324-pin FBGA 144-pin TQFP 240-pin PQFP 324-pin FBGA
144-pin TQFP 400-pin FBGA 240-pin PQFP 256-pin FBGA 400-pin FBGA
256-pin FBGA 324-pin FBGA

Contact Altera Today


The Cyclone series of FPGAs is a flexible, cost-effective solution for your low-cost volume-driven system designs. Learn more
about Altera’s newest low-cost FPGAs, Cyclone II devices, by visiting the Altera web site today at www.altera.com/cyclone2.

Altera Offices

Altera Corporation Altera European Headquarters Altera Japan Ltd. Altera International Ltd.
101 Innovation Drive Holmers Farm Way Shinjuku i-Land Tower 32F 2102 Tower 6
San Jose, CA 95134 High Wycombe 6-5-1, Nishi-Shinjuku The Gateway, Harbour City
USA Buckinghamshire Shinjuku-ku, Tokyo 163-1332 9 Canton Road
Telephone: (408) 544-7000 HP12 4XF Japan Tsimshatsui Kowloon
www.altera.com United Kingdom Telephone: (81) 3 3340 9480 Hong Kong
Telephone: (44) 1 494 602 000 www.altera.co.jp Telephone: (852) 2945 7000

Copyright © 2004 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that
are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other trademarks are the
property of their respective owners and may be registered in certain jurisdictions. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights,
and copyrights. GB-CYCLONEII-2.0

You might also like