Cyclone2 BR
Cyclone2 BR
Cyclone Series
The Lowest-Cost FPGAs Ever
Featuring
Cyclone II FPGAs
August 2004
Cyclone Series of FPGAs Low-Cost Nios II Embedded
Processors
Altera's low-cost Cyclone™
series provides the benefits of The low-cost Nios® II soft processor family
programmable logic at price points competitive with ASICs features a general-purpose RISC CPU
and ASSPs. Based on extensive input from hundreds of cus- architecture designed to address a wide range of embedded
tomers, Cyclone FPGAs were built from the ground up for applications in Altera® FPGAs for as little as $0.35 of logic.
low cost. These devices provide a high-volume solution with By taking advantage of the embedded multipliers in the
application-focused features such as embedded memory, Cyclone II family, the Nios II processors provide higher
external memory interfaces, and clock management circuitry. performance (more than 100 DMIPs) and greater efficiency
than in previous low-cost FPGAs. Additionally, the Cyclone II
Cyclone II FPGAs extend the series’ logic density to more
family can incorporate multiple Nios II processors in a sin-
than 68K logic elements (LEs) at thirty percent lower cost than
gle device for increased system performance, better power
first-generation Cyclone devices. They also offer additional
efficiency, and greater cost savings. The three Nios II proces-
functionality: embedded multipliers, additional external
sors share a common 32-bit instruction set architecture and
memory interface support, and new I/O interface capabilities.
are 100 percent binary code compatible. Cyclone II devices
Cyclone II devices are manufactured on 300-mm wafers using support all members of the Nios II processor family:
Taiwan Semiconductor Manufacturing Company’s (TSMC’s)
Nios II /f (fast): Highest performance, moderate logic usage
90-nm low-k dielectric process, the same process as Altera’s
Stratix® II devices, thereby assuring rapid availability. By Nios II /s (standard): High performance, low logic usage
minimizing silicon area, Cyclone II devices can support com- Nios II /e (economy): Lowest logic usage, lowest cost
plex digital systems on a single chip at a cost that rivals ASICs.
as DDR2 (up to 334 Mbps) and QDRII (up to 668 Mbps). Phase-Locked Loops (PLLs) 1 to 2 2 to 4
Table 1 summarizes the features of the Cyclone series, and I/O Standards Support LVTTL, LVCMOS, LVTTL, LVCMOS,
PCI, SSTL, LVDS, PCI, PCI-X, SSTL,
Table 2 details Cyclone II features. Figure 1 shows architec- RSDS HSTL, LVDS,
tural highlights of the Cyclone II floorplan. mini-LVDS, RSDS,
LVPECL
External Memory SDR, DDR SDR, DDR, DDR2,
New Applications for FPGAs Interfaces QDRII
With its higher densities, enhanced features, and lower Speed Grades -6, -7, -8 -6, -7, -8
prices, Cyclone II devices extend the use of FPGAs in Note: 1
Each embedded 18x18 multiplier is configurable as two independent
applications that previously required low- to mid- 9x9 multipliers.
density ASICs. Thousands of customers have used the
first-generation Cyclone devices in the two years since
their introduction, and the second generation is an attrac-
tive solution for an even wider range of applications.
2 Altera Corporation
Low-Cost Configuration Devices Figure 1. Cyclone II Floorplan
To offer the lowest total solution cost, Altera created a
low-cost serial configuration device family for the Cyclone
Embedded Multipliers
series. On average, these serial configuration devices are
priced for volume applications at as low as 10 percent the
Logic Array
price of the corresponding Cyclone series device. Four serial
configuration devices (1 Mbit, 4 Mbit, 16 Mbit, and 64 Mbit)
M4K Memory Blocks
are offered in space-saving 8-pin and 16-pin small-outline
integrated circuit (SOIC) packages for the Cyclone series. To
Side I/O Elements with
add even more value, any unused memory in these devices
Support for PCI/PCI-X &
can be used for general-purpose storage, such as storing the Memory Interfaces
software code for Nios II embedded processors.
Altera Corporation 3
Table 3. Cyclone II Family Overview
Feature EP2C5 EP2C8 EP2C20 EP2C35 EP2C50 EP2C70
LEs 4,608 8,256 18,752 33,216 50,528 68,416
M4K RAM Blocks 26 36 52 105 129 250
Total RAM Bits 119,808 165,888 239,616 483,840 594,432 1,152,000
Embedded 18x18 Multipliers 13 18 26 35 86 150
PLLs 2 2 4 4 4 4
Maximum User I/O Pins 142 182 315 475 450 622
Available Packages 144-pin TQFP1 144-pin TQFP 208-pin PQFP 484-pin FBGA 484-pin FBGA 672-pin FBGA
208-pin PQFP2 208-pin PQFP 256-pin FBGA 672-pin FBGA 672-pin FBGA 896-pin FBGA
256-pin FBGA3 256-pin FBGA 484-pin FBGA
1 2 3
Notes: TQFP: thin quad flat pack, PQFP: plastic quad flat pack, FBGA: FineLine BGA® package
Altera Offices
Altera Corporation Altera European Headquarters Altera Japan Ltd. Altera International Ltd.
101 Innovation Drive Holmers Farm Way Shinjuku i-Land Tower 32F 2102 Tower 6
San Jose, CA 95134 High Wycombe 6-5-1, Nishi-Shinjuku The Gateway, Harbour City
USA Buckinghamshire Shinjuku-ku, Tokyo 163-1332 9 Canton Road
Telephone: (408) 544-7000 HP12 4XF Japan Tsimshatsui Kowloon
www.altera.com United Kingdom Telephone: (81) 3 3340 9480 Hong Kong
Telephone: (44) 1 494 602 000 www.altera.co.jp Telephone: (852) 2945 7000
Copyright © 2004 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that
are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other trademarks are the
property of their respective owners and may be registered in certain jurisdictions. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights,
and copyrights. GB-CYCLONEII-2.0