0% found this document useful (0 votes)
3 views17 pages

Microprocessor 2nd Part

The document outlines experiments related to voltage regulation using transistors and Zener diodes, detailing the principles, procedures, and observations from the experiments. It includes circuit diagrams, input-output voltage measurements, and calculations for line and load regulation percentages. The results demonstrate the effectiveness of the voltage regulation method and the impact of load conditions on output voltage stability.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
3 views17 pages

Microprocessor 2nd Part

The document outlines experiments related to voltage regulation using transistors and Zener diodes, detailing the principles, procedures, and observations from the experiments. It includes circuit diagrams, input-output voltage measurements, and calculations for line and load regulation percentages. The results demonstrate the effectiveness of the voltage regulation method and the impact of load conditions on output voltage stability.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 17

ChapR

RESULT

The patue, neqative cnd biaud clipper a conytbuected


Input amd Output waveorma
wavejoims ane obsenved and dnain
CIRUIT DIACRAM

D
4102 Vou

a3ov
6OH2

koad regulator
ine Rgulatien

1
EXp no:4
|4

24

VoLTAGE REG1ULAT ION


USING TRANSIS TDR AND ZENER

AIM

To entut avoltage Negulata wim


Knen diode tuaniaten and
PRINCTPLE
|The dimnplut way the nt
<enen diode qulaten add
handling ability qa
n emitlen
The Load voltage til. follouen
eauali the aamen valtage that
mitten bae vltage. tamitor, bt the
|changs the cnemt
heduced
bacause glat en Cam
handle
dargen load and dtill mantcim
almeat centant locd vetage
DESIGN
het V
and
2
OBSERVATIONS
hime eaulatia
K, = loke

OUTpUT VOLTAGE
INpUT VoLTA GE
in ( ) o
O-358
O.t44
|. 445

834
4. 50 3. 4a
5.03
4. 43
5.44
G.52 S.54
5.60
5.G0
4-64
561
&.02 5. 6a
B:35
8.+a
5.63
q52 S.63
q.40 5. 63
Lo36 5. 64

peentage g dine ugulatin AVo X00%

) when V b5av =0.


i) whem v; > 6. 5av = 63.1s.
P=100
=O.3y
I = lO mA

Sine, the
the cR tominae denies cwith the lad
load uunhent pas theugh the tansis tor

= 5mA

VacAs R Vin-V

5.5 V 5.5
R
(I+1) (ati)xI63

kine negulation AVout x l00

hoad negulati en = VNL FLX100%


Load aegulatiom
hoadnegulation
hoad Output vottage
( (
6a-63
64. 4
|. 464
3. I6 4a-46
2.45
4.50
4.4+
5.4|
70
5.44
40 5-50
loo S.53
5 -53
lao 5. 53
|30 S.54
|40 5.54
S.54
160 5.54
|70 5.54
|60 5.54
140
5.54

- 5.54 3.45
5.54
214

PROCEDUR E

Conmecticns made as ahown in the cque The


the input valage Thi einput
is vanied oimmendtat' ho outut is mealend
wn each cade Then keeping the input ongtant the
Dutput i me a d n e d n vahLQe load
thtzEtinitN
292

RESUNT

hine equlatin and doadegulation oc ceutsucted


Calulated
hegelated pouenduppley an
pencentag ag Line egulatian
When Vi65QV = 0%
ham v;< 652V = 63-1sa

pencentoge q load equlatien at 302 =


CIRCUIT DIALRAM

A
H
Ac

OBSE RyATIONS
Wihout lter

SI No R Ac output Dc Output
Vac cv) Ripple=Vacvac
dacto
too O.535
5.12 0533
3 3 0D 5.|4 O. 5a9
500 Q.15 5.16 O.53
O5\O
5 I000 a.64 S. Q3
5. 2q O .504
6 a.61 O.50|
3000 a-63 5. a
4000 Q.54 5.3a O:463
5.33 O. 515
5000 a.45
535 O.50
6000
+000 Q.8 5.35 0.519
5.39 O504
la
O.504
13 4000 5.3q
O.508
|0O00 a.t4 5.34
Expt no: 5
a5/8/22
23

FULL WAVE RECTIEIER (ENTRR TAP) - STUDy OF RIpE


LATOR AND L0AD_ REaUATLON wiTH AND WITHOUT
FILER CIRCOIT

AIM.

To contuct a dllll uwave Camten tap


uthout lten and to
ectiien witth and
meare t pple facton amd
Uoad gulation
|ApgARATUS
&diodu (INH OD),
seisten utance boz) Capaciten
(Ht0uf- 5) tep cown
bad boand and cRO toanm digital voctmeten
PRINIpLE
Atull w
wave
Centne tap cti<ien us two
Nctiyy the anput to diodes
ALionclary q a adep douwn veltage n the
Pemts taanehmen Each diode
load Uemt thseugh the
Jull wave
hetileen load
Cunnt cde) thieugh paodues a orLwad biasod
a

Nste
puldatuns diet
witheet lten
DC Output
SI RL Ac output Rippee daco
No.
\00
:Naclàc
t.46
530O 8.|5
8.30
3.35
3000
S39
4000 O.o|49
5000 O.ol45
. |65
8.5|
4000

.l6
o00
850
13 10000

SUBSTITUTION AND CACULATION

With lten

Ri ppee doaten =VacNac


penwntag Aoad Jgulation ati0 X100
VNLEL
X1O0

&.50
= lba3 o
24

The matioo ms vale o the ac (Enpenant


the cent wn theho edij ed okput
of a cijien to the toapaa ding de Cempenunt in the
ctijeed butpt is known as a nipple fade
Vac
dc

ave etajien, the ipple facten is equal


to O.s The ipple facter
acter can be aedued ejfeckively
a dhunt capaci ten ilter A capacten glasge
Capaitane amd high pN natng Lennected paAallel
to the load
The etend to which
a powen dpply Vaiea

Cutpud underqses condiiens s the load


Vaiaheny measeed by the doad hegulatin

V the output voltcye with


Ve s the output veltage wi th ull load

egulation
is the change in the output etage Hen ca change
Pren taqe cg lond hegulation at 000.2= VNF X\00
= 8.50-8.15 xI00 = 4-14%
. 50

Wathot jlte
= O. 535
Ripple tacter = Vacvac
Perlentage load uglation at ios = NL-VE Xo0
VN
S.34 - H-80 X100
5.34
=

Rencantage o lo ad egelation
5 34- 5.Q3xI0
539

= Q.q6 %
2.g

PROCLDURE

The ciiet diaqam of c Jull wave ectugien demgy


demi lenducten diode dhown wm thetiquae We
ng a atepdoun kramjeme p'u the
pamag
and s s the deuonday cod The
obtained ceny B and
B amdC The hectyien dc veltage i
obtined A and B meadwed cding a
digital multimeten The dame peiment s epeated
Capau ten Belten gegne The
Cutput de Voltage without the delten ciniit cnd
with diktenet load heistance R aESS Aand 8 are
miaded and the a c voltage putput ia naured

You might also like