BEC - Unit - 4 Emerging Domain in Electronics Engg.
BEC - Unit - 4 Emerging Domain in Electronics Engg.
Digital Notes
[Department of Electronics & Communication Engineering]
Subject Name : Emerging Domain in Electronics Engg.
Subject Code : BEC101/201
Course : B. Tech
Branch : COMMON BRANCH
Semester : 1st/2nd
Prepared by : Mr. SUSHIL KUSHWAHA
1
4.1 DATA REPRESENTATION
The signals are broadly classify into two categories;
1) Analog Signals 2). Digital Signals
1) ANALOG SIGNALS
These are the signals which can have infinite number of different magnitudes or values. They vary
continuously with time. Example: Sine wave, triangular wave etc.
2) DIGITAL SIGNALS
These are the signals which have finite number of predetermined distinct magnitudes. The digital
signals are discrete time signals. Depending on the number of distinct magnitudes, the digital
signals are classified as follows.
NUMBER OF DISTINCT MAGNITUDES TYPES OF DIGITAL SIGNAL
2 Binary
8 Octal
16 Hexadecimal
2
NUMBER SYSTEMS
0 0 0 0
1 1 1 1
2 2 2
3 BASE (RADIX) 3 3
4 r=2 4 4
5 5 5
6 6 6
7 7 7
8 8
9 BASE (RADIX) 9
r= 8 A
BASE (RADIX) B
r=10 C
D
E
F
BASE (RADIX)
r=16
3
4.3 CONVERSION OF BASES
4.3.1 BINARY TO DECIMAL CONVERSION
(10111)2 → ( )10
(10111) 2 = 1x24 + 0x23 + 1x22 + 1x21 + 1x20 = 23 (10111) 2 = (23)10
(110111)2 → ( )10
(110111) 2 = 1x25 + 1x24 + 0x23 + 1x22 + 1x21 + 1x20 = 55 (110111) 2 = (55)10
(10101.0101)2 → ( )10
Integer Conversion
(10101) 2 = 1x24 + 0x23 + 1x22 + 0x21 + 1x20 = 21
(10101) 2 = (21)10
Fraction Conversion
(0. 0101) 2 = 0x2-1 + 1x2-2 + 0x2-3 + 1x2-4 = 0.3125
(0. 0101) 2 = (0.3125)10 (10101. 0101)2 = (21.3125) 10
(1534)8 → ( )10
(1534)8 = 1x83 + 5x82 + 3x81 + 4x80 = 860 (1534)8 = (860)10
(532.125)8 → ( )10
(532.125)8 = 5x82 + 3x81 + 2x80 + 1x8-1 + 2x8-2+ 5x8-3 = 346.166015625
(532.125)8 → (346.166015625)10
(7CA3)16 → ( )10
(7CA3) 16 = 7x163 + 12x162 + 10x161 + 3x160 = 31907 (7CA3)16 = (31907)10
(7FD6)16 → ( )10
(7FD6) 16 = 7x163 + 15x162 + 13x161 + 6x160 = 32726 (7FD6)16 = (32726)10
(4C8.2)16 → ( )10
(4C8.2) 16 = 4x162 + 12x161 + 8x160 + 2x16-1 = 1224.125 (4C8.2)16 → (1224.125)10
2 26 0 2 43 1
2 13 0 2 21 1
2 6 1 2 10 1
MSB
2 3 0 2 5 0
MSB
2 1 1 2 2 1
0 1 2 1 0
0 1
(105)10 = (1101001)2
(174)10 = (10101110)2
5
(85.63)10 → ( )2
2 85 LSB MSB
2 42 1 0.63 x 2 = 1.26 1
2 21 0
0.26 x 2 = 0.52 0
2 10 1
2 5 0 0.52 x 2 = 1.04 1
MSB LSB
2 2 1
0.04 x 2 = 0.08 0
2 1 0
0 1 0.08 x 2 = 0.16 0
2 41 LSB MSB
0.6875x2=1.375 1
2 20 1
2 10 0
0.375x2 = 0.75 0
2 5 0
2 2 1 0.75x2 = 1.5 1
MSB
2 1 0
0.5x2 = 1.0 1
0 1
LSB
(41)10 = (101001)2 (0.6875)10=(0.1011)2
(41.6875)10 = (101001. 1011)2
(1010.101)10 → ( )2
2 1010
LSB MSB
0.101x2 = 0.202 0
2 505 0
2 252 1
0.202x2 = 0.404 0
2 126 0
2 63 0 0.404x2 = 0.808 0
2 31 1
0.808x2 = 1.616 1
2 15 1
MSB
2 7 1 LSB
2 3 1
2 1 1
0 1
6
(1010)10 = (1111110010)2 (0.101)10 = (0.0001)2 (1010.101)10 → (1111110010.101)2
(3000.45)10 → ( )8
8 46 7
0.60 x 8 = 4.80 4
MSB
8 5 6
0 5 0.80 x 8 = 6.40 6
0.40 x 8 = 3.20
LSB3
(749.25)10 → ( )8
8 749 LSB
8 93 5 0.25 x 8 = 2.00 2
8 11 5
MSB
8 1 3
0 1
7
(225.225)10 → ( )8
8 28 1
8 3 4 0.8x8 = 6.4 6
MSB
8 0 3
0.4x8 = 3.2 3
0.2x8 = 1.6 1
(6089.25)10 → ( )8
8 6089
LSB
8 761 1
0.25 x 8 = 2.00 2
8 95 1
8 11 7 MSB
8 1 3
0 1
8
(259)10 = (103)16 (6260)10 = (1874)16
(2003.31)10 → ( )16
16 2003 LSB
MSB
16 125 3 0.31 x 16 = 4.96 4
16 7 13 D F
0.96 x 16 = 15.36 15
0 7 MSB
0.36 x 16 = 5.76 5
0.76 x 16 = 12.16 12 C
16 479 LSB
16 29 15 F 0.25 x 16 = 4.00 4
16 1 13 D
0 1 MSB
16 0 14 E MSB
0.6 x 16 = 9.6 9 LSB
9
(3315.3)10 → ( )16
16 3315 LSB
MSB
16 207 3 0.3 x 16 = 4.8 4
16 12 15 F C
0.8 x 16 = 12.8 12
0 12 C MSB
C LSB
0.8 x 16 = 12.8 12
.
.
(3315)10 = (CF3)16 (0.3)10 = (0.4CC)16 (3315.3)10 → (CF3.4CC)16
(25.26)8 → ( )2
2 5 . 2 6
(25.26)8 = (010101.010110)2
010 101 010 110
2 3 7
(10011111)2 = (237)8
(1010101.11101)2 → ( )8
001 010 101 . 111 010
1 2 5 . 7 2
(1010101.11101)2 = (125.72)8
10
4.3.9 HEXADECIMAL TO BINARY CONVERSION
(68.4B)16 → ( )2
6 8 . 4 B
(A3FD.32C)16 → ( )2
A 3 F D . 3 2 C
.
1010 0011 1111 1101 0011 0010 1100 (A3FD.32C)16 = (1010001111111101. 001100101100)2
1 D 6 . 4 B 4 (111010110.0100101101)2 = (1D6.4B4)16
(1110111001.1011101)2 → ( )16
3 B 9 . B A (1110111001.1011101)2 = (3B9.BA)16
1 6 3 4 . 5 0 6 (1110011100.10100011)2 = (1634.506)8
(39C.A3)16 = (1634.506)8
11
(68.4B)16 → ( )8
6 8 . 4 B
(68.4B)16 = (150.226)8
4.4 ARITHEMATIC
Binary addition
1011 11110 110101 10111010 10100
110 11 100100 101001 101001
10001 100001 1011001 11100011 111101
Binary Subtraction
100 1110 1001111
−01 −101 −101
11 1001 1001010
Octal addition
32 7571 7461
67 4176 3465
121 13767 13146
12
Octal subtraction
62 7571 7461
−35 −4176 −3465
Hexadecimal addition
23 6E 58 93 ABCD A6C.DF A4F.EF 4F3A A4FB
16 34 22 DE EF12 1DE.9A 3FD.AB 23C1 3FDC
Hexadecimal Subtraction
84 7001 FA12.35 4F3A A4FB
−2A −5763 −9BCD.EF −23C1 −3FDC
OTHER BASE
(6488.43)9 + (3837.78)9 (432)5 + (013)5 (432)5 − (013)5
6488.43 432 432
3837.78 013 − 013
11437.32 1000 414
DO FOLLOWING ADDITIONS
a) (1011011)2 + (10001.001)2
b) (7571)8 + (4176)8
c) (4F3A)H + (23C1)H
d) (93)H + (DE)H
e) (ABCD)H+(EF12)H
f) (1704.34)8 + (47706.12)8
g) (1A0F11.06)H + (FFB0D.00A)H
h) (125.04)6 + (1003.02)6
i) (A4F.EF)16 + (3FD.AB)16
DO FOLLOWING SUBTRACTIONS
a) (11000.001)2 – (10111.111)2
b) (1001.11)2 – (1111.01)2
c) (7571)8 –(4176)8
d) (6488.43)9 – (3837.78)9
e) (FA12.35)16 – (9BCD.EF)16
f) (7001)8 – (5763)8
13
Decimal Binary Signed Magnitude 1’s Complement 2’s Complement
1 00001 00001 00001 00001
-1 10001 11110 11111
2 00010 00010 00010 00010
-2 10010 11101 11110
5 00101 00101 00101 00101
-5 10101 11010 11011
12 01100 01100 01100 01100
-12 11100 10011 10100
18 010010 010010 010010 010010
-18 110010 101101 101110
0 00000 00000 00000 00000
-0 10000 11111 00000 (Advantage)
Note :
In 2’s complement ‘-0’ and ‘+0’ are same (Advantage)
In sign magnitude and 1’s complement ‘-0’ and ‘+0’ are not same (Disadvantage)
14
4.6 BOOLEAN (BINARY) ALGEBRA
1. Boolean algebra is used to analyze and simplify the digital (logic) circuits.
2. Since it uses only the binary numbers i.e. 0 and 1 it is also called as "Binary Algebra.
3. It was invented by George Boole in the year 1854.
4. The rules of Boolean algebra are different from those of the conventional Algebra in the following
manner:
a) Symbols used in Boolean algebra (usually letters) do not represent numerical values.
b) Arithmetic operations (addition, subtraction, division etc.) are not performed in Boolean algebra.
c) Boolean algebra allows only two possible values ("0" to "1") for any variable.
d) Complement of a variable is represented by a over bar. Thus complement of variable B is
represented as 𝐁. Thus if B = 0 then 𝐁 = 1 and if B = 1 then 𝐁 = 0.
For the simplification of Boolean equations following additional rules are used.
1. A + AB = A
15
2. A + 𝐀 B = A + B
3. (A + B ) ( A + C) = A + BC
PROOF
1. A + AB = A 2. 𝐀 + 𝐀 B = A + B
LHS = A + AB LHS = 𝐀 + 𝐴 B Substitute A = A + AB
= A(1+B) But 1 + B = 1 = (A + AB) +A B
=A . 1 Since A . 1 = A = A + B ( A + A) But A + A = 1
=A = A + B.(1)
= RHS =A + B
∴ A+AB=A Hence proved = RHS
∴ A+AB = A + B Hence proved
3. (A + B)(A + C) = A + BC LHS = (A + B) (A + C )
= A.A + A.C + B.A + B.C But A . A = A and B . A = A . B
= A + AC + AB + BC But A + AB = A
= A + AC + BC
= A ( 1 + C) + BC But 1+ C = 1
= A + BC
∴ (A + B)(A + C) = A + BC Hence proved
𝐀𝐁 = 𝐀 + 𝐁
Verification:
This theorem can be verified by writing a truth table:
A B 𝐀𝐁 𝐀 𝐁 𝐀+𝐁
0 0 1 1 1 1
0 1 1 1 0 1
1 0 1 0 1 1
1 1 0 0 0 0
𝐀𝐁 = 𝐀 + 𝐁
16
THEOREM (2)
This theorem states that:
𝐀+𝐁=𝐀.𝐁
Verification:
This theorem can be verified by writing a truth table:
A B 𝐀+𝐁 A B 𝐀. 𝐁
0 0 1 1 1 1
0 1 0 1 0 0
1 0 0 0 1 0
1 1 0 0 0 0
𝐀+𝐁=𝐀.𝐁
17
4.8 LOGIC GATES
Logic gates are the basic building blocks of any digital system. It is an electronics circuit having one or
more than one inputs and only one output.
4.8.1 TRUTH TABLE
The operation of a logic gate can be best understood with the help of a table called “Truth Table”. The
truth table consists of all the possible combinations of the inputs and the corresponding state of
output of a logic gate.
BOOLEAN EXPRESSION
The relation between the inputs and outputs of a gate can be expressed mathematically by means of
the Boolean Expression.
LOGIC GATES
NOT GATE
NOT GATE
A Y=𝐀
A Y=𝐀 0 1
TRUTH TABLE
1 0
The NOT gate is an electronic circuit that produces an inverted version of the input at its output. It is
also known as an inverter. This is also shown as A', or A with a bar over the top, as shown at the
outputs.
18
OR GATE
The OR gate is an electronic circuit that gives a high output (1) if one or more of its inputs are high.
A plus (+) is used to show the OR operation.
AND GATE
The AND gate is an electronic circuit that gives a high output (1) only if all its inputs are high.
A dot (.) is used to show the AND operation.
NAND GATE A B 𝐀𝐁
A 0 0 1
Y=𝐀𝐁
B 0 1 1
1 0 1
TRUTH TABLE
1 1 0
This gate is equal to an AND gate followed by a NOT gate. The outputs of all NAND gates are high if
any of the inputs are low. The symbol is an AND gate with a small circle on the output. The small
circle represents inversion.
19
This gate is equal to an OR gate followed by a NOT gate. The outputs of all NOR gates are low if any of
the inputs are high. The symbol is an OR gate with a small circle on the output. The small circle
represents inversion.
A B A𝐁 + 𝐁𝐀
EX-OR GATE
A Y=𝐀𝐁+𝐁𝐀 0 0 0
OR
0 1 1
B Y=𝐀⨁𝐁
1 0 1
TRUTH TABLE
1 1 0
The 'Exclusive-OR' gate is a circuit which will give a high output if either, but not both, of its two
inputs are high. An encircled plus sign (⨁) is used to show the EX-OR operation.
EX-NOR GATE A B A𝐁 + 𝐀𝐁
0 0 1
A Y=A𝐁 + 𝐀𝐁
OR 0 1 0
Y=𝐀⨀𝐁
B 1 0 0 TRUTH TABLE
1 1 1
The 'Exclusive-NOR' gate is a circuit which will give a low output if either, but not both, of its two
inputs are high. The symbol is an EX-OR gate with a small circle on the output. The small circle
represents inversion.
20
4.8.4 CONSTRUCTION OF LOGIC GATES BY USING UNIVERSAL GATES
BY USING NAND GATE ONLY
A
Y=𝐀𝐁 NAND GATE
B
𝐘=𝐀
𝐘 = 𝐀𝐁
Output Y = A + B
= A+B
= A. B
𝐘 =𝐀+𝐁
𝐘 = 𝐀𝐁+𝐁𝐀
21
Output Y = (AB’ + A’B)’
= AB + AB
𝐘 = 𝐀𝐁 + 𝐀𝐁
= A. B
𝐘=𝐀+𝐁
𝐘=𝐀
𝐘 = 𝐀𝐁
Output Y = A + B
= A+B
22
𝐘 =𝐀+𝐁
Output Y = AB + AB
= AB + BA
= AB + BA
= A+B + B+A
= A+B + B+A
𝐘 = 𝐀𝐁 + 𝐀𝐁
= A+B
𝐘 = 𝐀𝐁
23
REALIZE THE EXPRESSION 𝐘 = 𝐀𝐁 + 𝐂𝐃 USING
a) NAND GATE ONLY
b) NOR GATE ONLY
a) NAND GATE ONLY
𝐘 = 𝐀𝐁 + 𝐂𝐃
24
4.8 K-MAP (KARNAUGH-MAP)
We can simplify the logical expression with the help of Karnaugh-map (K-map).
4.8.1 SOP & POS REPRESENTATIONS FOR LOGIC EXPRESSIONS
Any logical expression can be expressed in the following two standard forms:
1. Sum-of-products (SOP)
2. Products-of-sum (POS)
1. SUM-OF-PRODUCTS (SOP)
Here the logic expression Y=AB+𝐀𝐂+𝐁𝐂 is in the form
of sum of three terms AB, 𝐀C and 𝐁𝐂 with each
individual term is product of two variables. Therefore
such expressions are known as expression in SOP form.
25
“We can say that a logic expression is said to be in the canonical SOP or POS form if each product
term (for SOP) and sum term (for POS) consists of all the literals in their complemented or
uncomplemeted form”.
MAXTERM
Each individual term in the canonical POS form is called as maxterm.
m7 m3 m4 M2 M6
M0
𝐘= 𝐦(𝟑, 𝟒, 𝟕) 𝐘= 𝐌(𝟎, 𝟐, 𝟔)
𝐘= 𝐌(𝟎, 𝟏, 𝟐, 𝟓, 𝟔) 𝐘= 𝐦(𝟏, 𝟑, 𝟒, 𝟓, 𝟕)
Example :
Standard Form: (i) SOP form, Y(A,B,C) = AB’ +AC’ +A’C
(ii) POS form, Y(A,B,C) = (A+C)(B+C’)
Non Standard Form (Not SOP nor POS): Y(A,B,C) = A(B+C’) +BC +AC +B(A’ + C)
26
MINIMIZE THE LOGIC EQUATION GIVEN BELOW?
Y = AB + A + B A + B
= AB + AA + AB + AB + BB
= AB + AA + AB + AB + BB But AA = 0, AB + AB = AB, BB = B
= AB + AB + B
= A+A B+B A+A = 1
=B
𝐀 + 𝐁 𝐁 + 𝐂 𝐂 + 𝐀 = 𝐀𝐁 + 𝐁𝐂 + 𝐂𝐀
LHS = A + B B + C C + A
= AB + AC + B + BC C + A BB = B
= B A + 1 + AC + BC C + A A+1 =1
= B + AC + BC C + A
= BC + ACC + BCC + AB + AAC + ABC
= BC + AC + BC + AB + AC + ABC BC + BC = BC , AC + AC = AC
= BC + AC + AB + ABC
= BC + AC + AB 1 + C 1+C =1
= BC + AC + AB
= AB + BC + CA
= LHS
𝐘 = 𝐀𝐁 + 𝐀 + 𝐁 𝐀𝐁
= A + B + A. B AB
= AAB + BAB + A. BAB AA = 0, BB = B
= AB
𝐘 = 𝐀𝐁 + 𝐀 𝐁 + 𝐂 + 𝐁 𝐁 + 𝐂
= AB + AB + AC + BB + BC AB + AB = AB, BB = B
= AB + AC + B + BC
27
= B 1 + A + C + AC 1+A+C= 1
= B + AC
28
MINIMIZE USING K-MAP REALIZE THE FOLLOWING EXPRESSION USING MINIMUM NUMBERS OF
GATES
1. Y= 𝐦 (𝟏, 𝟐, 𝟗, 𝟏𝟎, 𝟏𝟏, 𝟏𝟒, 𝟏𝟓)
Y=𝐁𝐂𝐃 + 𝐁𝐂𝐃 + 𝐀𝐂
Y=𝐁𝐃 + BD + 𝐀BC
29
Solve the given logic expression by using k-map only
Y= 𝐀𝐁CD + 𝐀BC𝐃 + 𝐀𝐁𝐂+ 𝐀𝐁𝐃 + A𝐂 + 𝐁
= 𝐀𝐁CD + 𝐀BC𝐃 + 𝐀𝐁𝐂(𝐃 + 𝐃)+ 𝐀𝐁𝐃(𝐂 + 𝐂) + A𝐂 𝐁 + 𝑩 (𝐃 + 𝐃) + 𝐁(𝐀 + 𝐀)(𝐂 + 𝐂)(𝐃 + 𝐃)
= 𝐀𝐁CD+ 𝐀BC𝐃 + 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃+ 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃 + A𝐂 𝐁 + 𝐁 (𝐃 + 𝐃) + 𝐁(𝐀 + 𝐀)(𝐂 + 𝐂)(𝐃 + 𝐃)
= 𝐀𝐁CD+ 𝐀BC𝐃 + 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃+ 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃 + A𝐂(𝐁𝐃 + 𝐁𝐃 + 𝐁𝐃 + 𝐁𝐃)
+ 𝐁(𝐀 + 𝐀)(𝐂𝐃 + 𝐂𝐃 + 𝐂𝐃 + 𝐂𝐃)
= 𝐀𝐁CD+ 𝐀BC𝐃 + 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃+ 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃 + A𝐂(𝐁𝐃 + 𝐁𝐃 + 𝐁𝐃 + 𝐁𝐃)
+ 𝐁(𝐀 + 𝐀)(𝐂𝐃 + 𝐂𝐃 + 𝐂𝐃 + 𝐂𝐃)
= 𝐀𝐁CD+ 𝐀BC𝐃 + 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃+ 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃 + A𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃)
+ 𝐁(𝐀𝐂𝐃 + 𝐀𝐂𝐃 + 𝐀𝐂𝐃 + 𝐀𝐂𝐃 + 𝐀𝐂𝐃 + 𝐀𝐂𝐃 + 𝐀𝐂𝐃 + 𝐀𝐂𝐃)
= 𝐀𝐁CD+ 𝐀BC𝐃 + 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃+ 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃 + A𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃
+ 𝐁(𝐀𝐂𝐃 + 𝐀𝐂𝐃 + 𝐀𝐂𝐃 + 𝐀𝐂𝐃 + 𝐀𝐂𝐃 + 𝐀𝐂𝐃 + 𝐀𝐂𝐃 + 𝐀𝐂𝐃)
= 𝐀𝐁CD+ 𝐀BC𝐃 + 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃+ 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃 + A𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃
+ 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃
Y=𝐁 + 𝐀𝐂 + 𝐀𝐂𝐃
REDUNDANT GROUP
If all the 1’s in a group are already involved in some other groups, then that group is called as a
redundant group.
Redundant group has to be eliminated, because it increases the number of gates required.
Y(A, B, C, D)= 𝐦 (𝟏, 𝟓, 𝟔, 𝟕, 𝟏𝟏, 𝟏𝟐, 𝟏𝟑, 𝟏𝟓)
Y(A, B, C, D)= 𝐦 (𝟏, 𝟒, 𝟖, 𝟏𝟐, 𝟏𝟑, 𝟏𝟓) Y(A, B, C, D)= 𝐦 (𝟎, 𝟏, 𝟐, 𝟑, 𝟓, 𝟕, 𝟖, 𝟗, 𝟏𝟎, 𝟏𝟏, 𝟏𝟒)
Y= 𝐁 + 𝐀𝐂 + 𝐀𝐂𝐃
Y= 𝐁𝐃 + 𝐂𝐃 = 𝐃(𝐁 + 𝐂)
31
Y= 𝐦 (𝟎, 𝟏, 𝟐, 𝟑, 𝟖, 𝟗, 𝟏𝟎, 𝟏𝟏, 𝟏𝟐, 𝟏𝟒) Y= 𝐦 (𝟎, 𝟏, 𝟐, 𝟑, 𝟒, 𝟓, 𝟔, 𝟕)
Y= 𝐁 + 𝐀𝐁𝐃 Y= 𝐀
Y= 𝐦 (𝟏, 𝟓, 𝟕, 𝟗, 𝟏𝟏, 𝟏𝟑, 𝟏𝟓) Y= 𝐦 (𝟒, 𝟓, 𝟔, 𝟕, 𝟖, 𝟗, 𝟏𝟎, 𝟏𝟏, 𝟏𝟐, 𝟏𝟑, 𝟏𝟒, 𝟏𝟓)
Y= 𝐂𝐃 + 𝐁𝐃 + 𝐀𝐃 Y= 𝐀 + 𝐁
32
Y= 𝐀𝐁𝐂 + 𝐀𝐂 Y= 𝐁 + 𝐃
Y= 𝐀𝐁𝐂 + 𝐃
In don't care condition (x) may be assumed to be 0 or 1 as per the need for simplification.
Y= 𝐦 𝟏, 𝟒, 𝟖, 𝟏𝟐, 𝟏𝟑, 𝟏𝟓 +
𝐝(𝟑, 𝟏𝟒)
33
Y=𝐀𝐁 + 𝐀𝐂 𝐃 + 𝐁 𝐂 𝐃 + 𝐀 𝐁 𝐃
Y=𝐃 + 𝐀𝐂 + 𝐀𝐂
Minimize Y= 𝐦 𝟎, 𝟏, 𝟑, 𝟒, 𝟗, 𝟏𝟏, 𝟏𝟒 + 𝐝(𝟓, 𝟏𝟐, 𝟏𝟓) using k-map and implement it using NAND
gates.
Y= 𝐀𝐁𝐂 + 𝐀𝐂 + 𝐁𝐃
= 𝐀𝐁𝐂 + 𝐀𝐂 + 𝐁𝐃
= 𝐀𝐁𝐂 . 𝐀𝐂 . 𝐁𝐃
34
Y=𝐀𝐁𝐂 + 𝐀𝐂 +
𝐁𝐃
Redundant Group
Minimize Y= 𝐦 𝟎, 𝟏, 𝟑, 𝟓, 𝟕, 𝟗, 𝟏𝟎, 𝟏𝟒, 𝟏𝟓 + 𝐝(𝟐, 𝟒) and implement using NAND gate only.
Y= 𝐀𝐁 + 𝐀𝐃 + 𝐀𝐂𝐃 + 𝐁𝐂𝐃
= 𝐀𝐁 + 𝐀𝐃 + 𝐀𝐂𝐃 + 𝐁𝐂𝐃
= 𝐀𝐁 . 𝐀𝐃 . 𝐀𝐂𝐃 . 𝐁𝐂𝐃
35
Minimize Y (w, x, y, z) = 𝐦 𝟎, 𝟏, 𝟐, 𝟗, 𝟏𝟏, 𝟏𝟓 + 𝐝 𝟖, 𝟏𝟎, 𝟏𝟒 using k-map and implement it using
NOR gates only.
Y= 𝐖𝐗 + 𝐖𝐘 + 𝐗 𝐘 + 𝐗 𝐙
= 𝐖𝐗 + 𝐖𝐘 + 𝐗 𝐘 + 𝐗 𝐙
= 𝐖𝐗 + 𝐖𝐘 + 𝐗 𝐘 + 𝐗 𝐙
Y=𝐖𝐗 + 𝐖𝐘 + 𝐗 𝐘 + 𝐗𝐙
Y= 𝐀 + 𝐂 . 𝐀 + 𝐂 . 𝐁 + 𝐂 Y= 𝐀 + 𝐃 . 𝐁 + 𝐂 . 𝐂 + 𝐃 . 𝐁 + 𝐂
36
Y= 𝐘 + 𝐖 . 𝐘 + 𝐖 Y= 𝐁 + 𝐂 . 𝐀 + 𝐂 + 𝐃 . 𝐀 + 𝐁 + 𝐃
5 VARIABLES K-MAP
a) 5 variables have 32 min terms, which mean 5 variables K- map has 32 squares (cells).
b) A 5-variable K-map is made using two 4-variable K-maps. Consider 5 variables A, B, C, D, E. their 5
variable K-map is given below.
37
EXAMPLE
F (A,B,C,D,E) = ∑ ( m0, m2, m5, m7, m8, m10, m16, m21, m23, m24, m27, m31 )
6 VARIABLES K-MAP
a) 5 variables have 64 min terms, which mean 6 variables K- map has 64 squares (cells).
b) A 5-variable K-map is made using four 4-variable K-maps. Consider 6 variables A, B, C, D, E, F their
6 variable K-map is given below.
38
EXAMPLE
F (A,B,C,D,E,F) =∑ (m0, m2, m8, m9, m10, m12, m13, m16, m18, m24, m25, m26, m29, m31, m32, m34, m35,
m39, m40, m42, m43, m47, m48, m50, m56, m58, m61, m63 )
39
Y=𝐃𝐅 + 𝐀𝐂𝐄𝐅 + 𝐀𝐁𝐂𝐄 + 𝐁𝐂𝐃𝐅 + 𝐀𝐁𝐄𝐅
40
DIGITAL ELECTRONICS
ASSIGNMENT
1) Do the following conversions:
a) (125608)10= ( )2
b) (1356.25)10= ( )H
c) (11011.011)2= ( )10
d) (7043.06)8= ( )10
e) (7A0B.01F)16= ( )10
f) (10111.01)2= ( )H
g) (1101110.001)2= ( )H
h) (3215.06)10= ( )6
i) (327.04)8= ( )H
j) (1CD.2A)H=( )10=( )2
k) (749.25)10=( )2=( )8=( )H
l) (101.01)2=( )10
m) (10101.0101)2=( )10
n) (62.7)8=( )H
o) (10.10001)2=( )8
p) (0.342)6=( )10
q) (101010.10)4=( )8
r) (23.AB)H=( )8
s) (111011)2 to gray code
t) (101010.10)4=( )8
u) (3451)10=( )2
v) (1745.246)8=( )H
w) (7894.125)10=( )8
x) (5413.237)8=( )16
y) (BC64)H=( )10
z) (2CCD)16=( )5
aa) (7841)9=( )10
bb) (4021.25)10=( )2
cc) (11011.011)10=( )16
dd)(2AC9)16=( )7
ee) (1010.101)10=( )2=( )4
ff) (C3A.47)H=( )8=( )2
gg) (6089.25)10=( )8
hh)(A6B.F5)16=( )2
41
ii) (375.37)8=( )2
2) Do following additions:
a) (1011011)2 + (10001.001)2
b) (7571)8 + (4176)8
c) (4F3A)H + (23C1)H
d) (93)H + (DE)H
e) (ABCD)H+(EF12)H
f) (1704.34)8 + (47706.12)8
g) (1A0F11.06)H + (FFB0D.00A)H
h) (23.53)10 + (23.53)10
i) (125.04)6 + (1003.02)6
j) (A4F.EF)16 + (3FD.AB)16
3) Do following subtractions:
a) (11000.001)2 – (10111.111)2
b) (1001.11)2 – (1111.01)2
c) (7571)8 –(4176)8
d) (71064.04)8 – (67704.77)8
e) (6488.43)9 – (3837.78)9
f) (FA12.35)16 – (9BCD.EF)16
g) (1AF019.89)H – (F0AF67.08)H
h) (4F3A)H – (23C1)H
i) (7001)8 – (5763)8
42
c) NOT gate
d) Ex-OR gate
e) Ex-NOR gate
f) NAND gate
g) NOR gate
14) Implement using NAND gate only using NOR gate only
a) Y= AB + CD
b) Y=(AB +BC)C
c) Y=(ABC +BC)C
d) Y=(AB + C) D
e) Y=((AB) + (A + B))AB
f) Y=ABC + BCD + ABC
g) Y=A + AB + AB
15) Simplify the following Boolean expression and implement it using gates:
a) ABCD + ABCD
b) Y= ((AB) + A + AB)
c) Y=ABC + ABC + ABC
d) Y= (A + BC)(C + AB)
e) Y =(AB + C)(AB +D)
43
c) Y=A + BC + ABC
d) Y=AB + AC +BC
e) F(W, X, Y, Z)= XY + YZ + WX
44
t) F(x, y, z, w)= π M(0,2,5,7,8,10,13,15)
u) F(A, B, C, D)= ∑m(0,2,3,5,7,12,15) + ∑d(1,4,8,11)
v) F(A, B, C, D)= ∑m(1,2,5,7,9,15) + ∑m d(0,3,4,6)
w) F(A, B, C, D)=π M(0,1,3,6,7,8,9,11,13,14,15)
x) F(a, b, c, d)=∑m(0,1,3,4,7,9,10,14,15)
20) Minimize the given Boolean function using k-Map and Implement the minimized function only
using NAND gates.
a) F(A, B, C, D)=∑m(3,4,5,7,9,13,14,15) + d(0,2,8)
b) F(A, B, C, D)=∑m(1,3,4,6,8,9,11,13,15) + d(0,2,14)
c) F(A, B, C, D)=∑m(0,1,3,4,9,11,14) + d(5,12,15)
21) Obtain a reduced expression for the following multiple output system, and realize the minimized
function using NOR gates only.
a) F1(A, B, C, D)=∑m(0,1,2,5,7,8,9,10,13,15)
b) F2(A, B, C, D)=∑m(0,1,2,8,10,11,14,15)
45