Scribd
Upload
14 views2 pages

CSA (2nd) May2022

The document is an examination paper for BCA (Sem – 2) on Computer System Architecture, with a total of 7 questions divided into two sections. Section A is compulsory with 10 short-answer questions, while Section B consists of 6 questions where students must attempt any 4. The exam is scheduled for 3 hours and carries a maximum of 60 marks.

Uploaded by

shreyakarmani
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
14 views2 pages

CSA (2nd) May2022

The document is an examination paper for BCA (Sem – 2) on Computer System Architecture, with a total of 7 questions divided into two sections. Section A is compulsory with 10 short-answer questions, while Section B consists of 6 questions where students must attempt any 4. The exam is scheduled for 3 hours and carries a maximum of 60 marks.

Uploaded by

shreyakarmani
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

Roll No. Total No.

of Pages : 02
Total No. of Questions : 07
BCA (Sem – 2 )
COMPUTER SYSTEM ARCHITECTURE
Subject Code : UGCA-1908
M.Code : 77416
Date of Examination : 06-07-22
Time : 3 Hrs. Max. Marks : 60

INSTRUCTIONS TO CANDIDATES :
1. SECTION-A is COMPULSORY consisting of TEN questions carrying T WO marks
each.
2. SECTION-B contains SIX questions carrying TEN marks each and students have

m
to attempt any FOUR questions.

o
m
SECTION-A
.r c
Q1. Write briefly :
o p e
.r c
a) Define NOR gate.

p a
p e
b) What is meant by Truth Table?
c) What is POS form?
b r
p a
d) What are K-maps?

b re) What is meant by full adder?


f) Name two uses of demultiplexer.
g) Define an Encoder.
h) What is CISC?
i) What is meant by register transfer?
j) Differentiate Control bus and Address bus.

SECTION-B
Q2. Generate AND, OR and NOT gates using NOR gates.
Q3. a) Discuss the working of Full Subtractor Circuit.
b) What is meant by Decoder? Explain.

1 | M-77416 (S3)-450
Q4. What is meant by SR Flip Flop? Explain the race-around condition in detail.
Q5. Explain the Harvard Architecture.
Q6. a) What are register reference instructions? Explain.
b) Explain the working of D-Flip Flop.

Q7. Draw and explain the data movement among registers using common bus.

o m
m .r c
o p e
.r c p a
p e b r
p a
b r

NOTE : Disclosure of Identity by writing Mobile No. or Making of passing request on any
page of Answer Sheet will lead to UMC against the Student.

2 | M-77416 (S3)-450

You might also like