Happy Grove High, Titchfield, Annotto Bay, Seaforth High, Immaculate, Wolmer’s, St.

Mary
High Section D – Electricity & Magnetism
Topic: Logic Gates

Specific Objectives

Candidates should be able to:

 recall the symbols for the NOT, AND, NAND, OR and NOR logic gates;
 state the function of each with the aid of their corresponding truth tables;
 analyze circuits involving the combination of not more than three logic gates;
 discuss the impact of logic gates to the electronic and technological advancements
in society.
---------------------------------------------------------------------------------------------------------------------

Logic Gates

 A digital solid state electronic device which is used to perform pre- determined functions
or sets of functions in a given system.
 The logic used is based on the binary numbering system – the usage of 1 (for on or high
voltage) and 0 (for off or low voltage).
 Most logic gates tend to have two inputs and one output.
 Logic gates are accompanied by the use of truth tables.

What are Truth Tables

These are tables that seek to give a summary of the prescribed outcome (output) based on
the input or combination of input applied.

The Operation of Logic Gates

As most other electronic devices, logic gates can also be represented by circuit symbols. Below
are the various basic logic gates symbols and the truth tables that summarize their outcomes
based on the various inputs.

i) NOT Gate – the only one input, one output logic gate.

INPUT A OUTPUT Z

INPUT A OUTPUT Z The output is ON when the input is NOT ON

0 1 (OFF) and vice versa.
1 0 A NOT gate is also called an inverter.
Truth Table for a NOT Gate

Page 1 of 10
CSEC PHYSICS MADE EASY Copyrighted© 2005; Revised 2020
Mikhael V. Davis JP 5/3/2021
Happy Grove High, Titchfield, Annotto Bay, Seaforth High, Immaculate, Wolmer’s, St. Mary
High Section D – Electricity & Magnetism
Electrical Circuit Representation of a NOT Gate

0 When the switch is OFF (as in the position that it is located in

the diagram to the left), the bulb will glow. By turning on the
1
switch, a short circuit will ensue and the bulb will not glow

ii) AND Gate

INPUT A
OUTPUT Z

INPUT B

INPUTS OUTPUT The output is ON when inputs A AND B are both

A B Z ON.
0 0 0
0 1 0
1 0 0
1 1 1
Truth Table for an AND Gate

Electrical Circuit Representation of an AND Gate

A B
0 0
1 1
Note that both switches have to be on in order for
the bulb to glow.

iii) NAND Gate

INPUT A
OUTPUT Z

INPUT B

INPUTS OUTPUT The output is ON when inputs A AND B are NOT

A B Z both ON.
0 0 1
0 1 1 NB: A NAND gate is equivalent to a AND gate
1 0 1 followed by a NOT gate
1 1 0
Truth Table for a NAND Gate

Page 2 of 10
CSEC PHYSICS MADE EASY Copyrighted© 2005; Revised 2020
Mikhael V. Davis JP 5/3/2021
Happy Grove High, Titchfield, Annotto Bay, Seaforth High, Immaculate, Wolmer’s, St. Mary
High Section D – Electricity & Magnetism

INPUT A OUTPUT Z OUTPUT Z’

INPUT B

The NAND Gate Equivalence

Electrical Circuit Representation of a NAND Gate

A B When the switches are opened, the bulb

0 0
will glow. The bulb will also glow
1 1
when either switch is opened.
However, when both switches are
closed, a short circuit is formed and the
bulb will not glow.
iv) OR Gate

INPUT A
OUTPUT Z

INPUT B

INPUTS OUTPUT The output is ON if input A OR input B is on OR if

A B Z they are both ON.
0 0 0
0 1 1 NB. This type of OR gate is also known as the
1 0 1 inclusive OR gate
1 1 1
Truth Table for an OR Gate

An Exclusive OR Gate
There is also the exclusive OR gate that does not
INPUT A produce ON as its output when both inputs are ON;
OUTPUT Z
ON is only exclusive to when either output is on.
INPUT B

INPUTS OUTPUT
A B Z
0 0 0
0 1 1
1 0 1
1 1 0
Truth Table for an Exclusive OR Gate

Page 3 of 10
CSEC PHYSICS MADE EASY Copyrighted© 2005; Revised 2020
Mikhael V. Davis JP 5/3/2021
 Happy Grove High, Titchfield, Annotto Bay, Seaforth High, Immaculate, Wolmer’s, St. Mary
High Section D – Electricity & Magnetism
Electrical Circuit Representation of an OR Gate
A
0
1
No current will flow and the bulb will
B not glow in the position of the diagram
0 to the left. With either switch A or B
1 closed, current will flow and the bulb
will glow. The bulb will also glow
when both switches are closed.

v) NOR Gate
INPUT A
OUTPUT Z

INPUT B

INPUTS OUTPUT The output is ON when neither input A NOR input

A B Z B are NOT both ON.
0 0 1
0 1 0 NB: A NOR gate is equivalent to OR gate followed
1 0 0 by a NOT gate
1 1 0
Truth Table for a NOR Gate
OUTPUT Z OUTPUT Z’
INPUT A

INPUT B

The NOR Gate Equivalence

Electrical Circuit Representation of a NOR Gate

A Current will flow and the bulb will glow

0
in the position of the diagram to the left.
1
With either switch A or B closed,
B current will flow and the bulb will still
0 glow. The bulb will not glow when both
1 switches are closed as a short circuit will
ensue.

Page 4 of 10
CSEC PHYSICS MADE EASY Copyrighted© 2005; Revised 2020
Mikhael V. Davis JP 5/3/2021
Happy Grove High, Titchfield, Annotto Bay, Seaforth High, Immaculate, Wolmer’s, St. Mary
High Section D – Electricity & Magnetism
Applications of Logic Gates – Logic Circuits

There are many instances and situations where logic gates are used to bring about desired
effects. Such operations include:
 Car alarm systems
 Keyboards/Computers
 Stoplights
 Rain and other weather signaling systems, etc
 Kettles and other heating systems

Diagram Showing a Weather Monitoring System – A AND-NOT Logic Circuit

(taken from a CXC Teacher Module)

Activity: Explain how the above weather monitoring system works. Be clear about what takes
place in each case and at each significant point.
---------------------------------------------------------------------------------------------------------------------

Examples of Combined Logic Systems/Circuits

Steps to solve combined logic systems:

 Solve circuit via the truth table in columns.
 Identify the input (for a NOT gate that only has one) or inputs (such as in the case of the
AND, NAND, OR & NOR).
 Identify the gate between the input(s) and output.
 Recall the function of the particular gate and write the corresponding output for the
input(s).
 Example #1 - Demonstration: The output D is for the input A & there is a NOT gate in
between; hence, in column D, the zeroes (0) will be converted to ones (1) and the ones
(1) to zeroes (0) – see the function of the NOT gate.
 The output E is for inputs B & C; there is an AND gate in between; hence, in column E,
only where there are two ones in the B & C column one must be written in the E column
– see the function of the AND gate.
Page 5 of 10
CSEC PHYSICS MADE EASY Copyrighted© 2005; Revised 2020
Mikhael V. Davis JP 5/3/2021
Happy Grove High, Titchfield, Annotto Bay, Seaforth High, Immaculate, Wolmer’s, St. Mary
High Section D – Electricity & Magnetism
A B C D E F
A
0 0 0 1 0 1
0 0 1 1 0 1
D
0 1 0 1 0 1
B F 0 1 1 1 1 1
1 0 0 0 0 0
E 1 0 1 0 0 0
C
1 1 0 0 0 0
1 1 1 0 1 1

 …and lastly, the output F is for inputs D & E; there is an OR gate in between; hence, in
column F, if there is a one (1) in either columns D or E or two ones (1), a one (1) must be
written in column F – see the function of the OR gate.
 Note that the first three columns give the eight possible combinations (2 3). It is also
forms the three-digit counting in binary (base two) from zero (000) to seven (111).

Example #2 – Self Test #1

Follow the steps above and solve for the following logic circuit.

A A B C D E F
D 0 0 0
0 0 1
B
0 1 0
0 1 1
F
C E 1 0 0
1 0 1
1 1 0
1 1 1

Example #3 – Self Test #2

Follow the steps above and solve for the following logic circuit.

A A B C D E F
0 0 0
E
0 0 1
B D 0 1 0
0 1 1
F
1 0 0
C
1 0 1
1 1 0
1 1 1

---------------------------------------------------------------------------------------------------------------------

Page 6 of 10
CSEC PHYSICS MADE EASY Copyrighted© 2005; Revised 2020
Mikhael V. Davis JP 5/3/2021
Happy Grove High, Titchfield,
ld, Annotto Bay, Seaforth High, Immaculate, Wolmer’s, St. Mary
High Section D – Electricity & Magnetism
Assignment: Systems Analysis

Research, plan and design a logic system that can be proposed for stop lights.
---------------------------------------------------------------------------------------------------------------------

June 2001, Paper II, Question #3

a) Draw clear and identifiable circuit symbols for the logic gates in Table 2 below.
Table 2

LOGIC GAT
GATE SYMBOL

NOR

NOT

NAND

OR

(4 marks)
b) Complete the truth tables (Table 3 and Table 4) for the two-input logic gates below.

OUTPUT OUTPUT
A B Z A B Z
0 0 0 0
0 1 0 1
1 0 1 0
1 1 1 1

NOR AND
Table 3 Table 4
(4 marks)

Page 7 of 10
CSEC PHYSICS MADE EASY Copyrighted©
Copyrighted 2005; Revised 2020
Mikhael V. Davis JP 5/3/2021
Happy Grove High, Titchfield,
ld, Annotto Bay, Seaforth High, Immaculate, Wolmer’s, St. Mary
High Section D – Electricity & Magnetism
i) The logic circuit shown in Figure 3 can be used to warn a driver that he is about to leave his car with the
headlights switched ON. Table 5 represents the truth table for the logic of the circuit. Complete Table 5.
Table 5
INPUT OUTPUT
HS IS DS X Y Z
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
(6 marks)
ii) Examine the result in the Z column and write out in words the conditions under which the alarm will sound.
(2 marks)
Total = 16 marks
-----------------------------------------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------
January 2004, Paper II, Question #4

a) Draw circuit symbols for the following logic gates.

NOT___________________________________________________________________
NAND__________________________________________________________________
NOR___________________________________________________________________
(3 marks)
b)) Draw truth tables to show the functions of a
i) NAND gate (3 marks)
ii) NOR gate (3 marks)
c) The circuit shown in the figure below can be used to sound aan
n alarm when certain conditions occur with an
electric kettle.

Figure 1
A, B and C are logic switches which are connected to the cover, water level and power switches and their
corresponding states of cover. Water level and the power switch are shown in the table below.

Page 8 of 10
CSEC PHYSICS MADE EASY Copyrighted©
Copyrighted 2005; Revised 2020
Mikhael V. Davis JP 5/3/2021
Happy Grove High, Titchfield,
ld, Annotto Bay, Seaforth High, Immaculate, Wolmer’s, St. Mary
High Section D – Electricity & Magnetism
Switch 1 0

A Kettle open Kettle closed

B Water below heating element level Water above heating element level

C Power switch on Power switch off

Table 3

i) Analyse the circuit and complete the truth table below

Input Output
A B C X Y Z
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
Table 4
(6 marks)
ii) State, in words,, the conditions under which the alarm will sound. (3 marks)
Total = 18 marks
-----------------------------------------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------
June 2010, Paper II, Section A – Question #3

a) A student connects the circuit in Figure 1 below to investigate rectification

ctification using a single diode.

Figure 1
i) Sketch the Vout-tt graph when switch S is open. (1 mark)
ii) Sketch the Vout-tt graph across the diode D when switch S is closed. (1 mark)
iii) Sketch the V-tt graph across a battery power source. (1 mark)
iv) What is the similarity in the voltage between ii) and iii)? (1 mark)
v) How can you use the circuit in Figure 1 to determine to determine whether or not a semiconductor diode is
defective? (2 marks)
Page 9 of 10
CSEC PHYSICS MADE EASY Copyrighted©
Copyrighted 2005; Revised 2020
Mikhael V. Davis JP 5/3/2021
Happy Grove High, Titchfield, Annotto Bay, Seaforth High, Immaculate, Wolmer’s, St. Mary
High Section D – Electricity & Magnetism
b) i) The truth table of a logic gate is shown for inputs A and B and output C.
A B C
0 0 1
0 1 1
1 0 1
1 1 0

State the type of logic gate. (1 mark)

ii) Complete the truth table for the following logic circuit.

A B C D E
0 0 0 1 0
0 1
1 0
1 1 0
(8 marks)
Total = 15 marks
……………………………………………………………………………………………………...................................

Page 10 of 10
CSEC PHYSICS MADE EASY Copyrighted© 2005; Revised 2020
Mikhael V. Davis JP 5/3/2021