0% found this document useful (0 votes)
30 views2 pages

BEC405A 2nd Assignment

This document outlines the assignment details for the Microcontroller course (BEC405A) for the 4th semester of the academic year 2025. It includes a list of theoretical and programming questions across two modules, with specific marks allocated for each question. The submission date for the assignment is set for May 26, 2025.

Uploaded by

vinitmh1008
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
30 views2 pages

BEC405A 2nd Assignment

This document outlines the assignment details for the Microcontroller course (BEC405A) for the 4th semester of the academic year 2025. It includes a list of theoretical and programming questions across two modules, with specific marks allocated for each question. The submission date for the assignment is set for May 26, 2025.

Uploaded by

vinitmh1008
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 2

Department of Electronics and Communication Engineering

Assignment-2 Questions
Academic Year: 2025 Semester: 4th Sec: A,B,C
Subject: MICROCONTROLLER Subject Code: BEC405A
Course Coordinator: Prof. KP/ST/SP Prepared By: Prof. KP/ST/SP
Note:
1. CIE may include some questions that are not included in this assignment.
2. Answeranythreequestionsfromeachtheoreticalsectionandanytwoquestionsfromeachprogramming section

Assignment 2 Submission Date: 26-05-2025


Q. Section1: Expected C P R SEE Ref.
No. Module 3 Theoretical Questions Marks in O O B
SEE T

S1. 1 With neat diagram explain timer 0 in mode 1 6 3 1, L Aug 2021


2 2
S1.2 Explain bit functions of TMOD and SCON registers 8 3 1, L March2022
2 2
S1. 3 Analyze the structure of TCON register 8 3 1, L March2022
2 2
S1. 4 Explain simplex, half and full duplex transmission in serial data 4 3 1, L March2022
transfer 2 1
S1. 5 Write an ALP to count numbers from 00h to 99 on port 1 8 3 1, L March2022
2 3
S1. 6 Assume an oscillator running on 12mhz controls an 8051 MUC. 8 3 1, L Aug 2021
Write a program to generate 2khz square wave on Port 1.0 2 3
S1.7 With neat diagram explain timer 1 in mode 2 6 3 1, L Feb 2021
2 2
S1.8 Write a short note on RS 232 standards 8 3 1, L Aug 2021
2 2
S1.9 Write a C program to transfer "VTU" serially at 9600 baud rate, 8 8 3 1, L Feb 2021
bit data, 1 stop bit, do this continuously. 2 3
S1.10 Assume an oscillator running on 12mhz controls an 8051 MUC. 8 3 1, L Aug 2022
Write a program subroutine program to create a time delay of 2 3
20msecs
Q. Module 4 Theoretical Questions Expected C P R SEE Ref.
No. Marks in O O B
SEE T
S2.1 Explain the following: Interrupt, ISR, IVT 7 4 1, L Feb 2021
2 2
S2.2 List the types of interrupts and their location 5 4 1, L Aug 2021
2 1
S2.3 Explain the concept of interrupt mask ability 5 4 1, L Feb 2021
2 2
S2.4 Explain with neat diagram IE register 6 4 1, L Aug 2021
2 3
S2.5 Explain with neat diagram IP register 6 4 1, L March202
2 3 2
S2.6 With steps explain the execution of ISR 6 4 1, L March202
2 3 2
S2.7 Explain the concept of level and edge triggering 6 4 1, L June 2023
2 3
S2.8 Explain TI and RI in serial communication. 6 4 1, L Aug 2021
2 2
S2.9 Show the instructions to (a) enable the serial interrupt, timer 0 8 4 1, L Aug 2023
interrupt, and external hardware interrupt 1 (EX1),and (b) disable 2 3
(mask) the timer 0 interrupt, then (c) show how to disable all the
interrupts with a single instruction.
S2.10 Program the IP register to assign the highest priority to INT1(external 8 3 1, L Feb 2022
interrupt 1)and discuss what happens if INT0, INT1, and TF0 are 2 3
activated at the same time. Assume the interrupts are both edge-
triggered.

Verified By
Signature Signature Signature
with Date: with Date: with Date:

Course Coordinator CIE Moderation Committee Head of the Department


Member

Name: Prof. KP/ST/SP Name: Name: Prof. V. R. Bagali

You might also like