0% found this document useful (0 votes)
15 views38 pages

7 Mux Demux

The document explains the concepts of multiplexers (MUX) and demultiplexers (DEMUX) in digital systems, detailing their functions, types, and implementations. A multiplexer selects one input from multiple lines to route to a single output, while a demultiplexer routes a single input to one of many outputs. It includes block diagrams, truth tables, and logic diagrams for various types of MUX and DEMUX, as well as implementation steps for combinational circuits using these components.

Uploaded by

VELU A
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
15 views38 pages

7 Mux Demux

The document explains the concepts of multiplexers (MUX) and demultiplexers (DEMUX) in digital systems, detailing their functions, types, and implementations. A multiplexer selects one input from multiple lines to route to a single output, while a demultiplexer routes a single input to one of many outputs. It includes block diagrams, truth tables, and logic diagrams for various types of MUX and DEMUX, as well as implementation steps for combinational circuits using these components.

Uploaded by

VELU A
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 38

Multiplexer and

Demultiplexer
Multiplexer
In digital systems, many times it is necessary
to select single data line from several data-
input lines, and the data from the selected
data line should be available on the output.

The digital circuit which does this task is a


multiplexer.

It is a digital switch. It allows digital


information from several sources to be
routed onto a single output line.
The basic multiplexer has several data-input lines
and a single output line.

The selection of a particular input line is


controlled by a set of selection lines.

Since multiplexer selects one of the input and routes


it to output, it is also known as data selector.

Normally, there are 2^n input lines and n selection


lines whose bit combinations determine which input
is selected.

Therefore, multiplexer is 'many into one' and it


provides the digital equivalent of an analog
selector switch.
Multiplexer - general
block diagram
Types of MUX

2:1 MUX

4:1 MUX

8:1 MUX

16:1 MUX
2:1 MUX
Step 1: Definition- allows digital information from
several sources to be routed onto a single output line

Step 2: No. of Input lines : 2 = D0,D1


No. of Output line : 1 = Y
No. of Select lines (n) : 2^n = 2
n = 1 = S0

Step 3: Block diagram

D0
2:1 MUX Y
D1

S0
Step 4: Truth table
S0 Y

0 D0

1 D1

Step 5: Expression Y=S0’D0+S0D1

Step 6: Logic diagram


4:1 MUX
Step 1: Definition- allows digital information from
several sources to be routed onto a single output line

Step 2: No. of Input lines : 4 - D0,D1,D2,D3


No. of Output line : 1 - Y
No. of Select lines (n) : 2^n = 4
n = 2 - S0,S1

Step 3: Block diagram

D0
D1
4:1 MUX
Y
D2
D3

S0 S1
Step 4: Truth table

S0 S1 Y
0 0 D0
0 1 D1
1 0 D2
1 1 D3

Step 5: Expression

Y=S0’S1’D0+S0’S1D1+S0S1’D2+S0S1D3
Step 6: Logic diagram
8:1 MUX
Step 1: Definition- allows digital information from
several sources to be routed onto a single output line

Step 2: No. of Input lines : 8 = D0,D1,D2,D3,D4,D5,D6,D7


No. of Output line : 1 = Y
No. of Select lines (n) : 2^n = 8
n = 3 = S0,S1,S2

Step 3: Block diagram

D0
D1
D2
D3 Y
D4
D5
D6
D7

S0 S1 S2
Step 4: Truth table

S0 S1 S2 Y
0 0 0 D0
0 0 1 D1
0 1 0 D2
0 1 1 D3
1 0 0 D4
1 0 1 D5
1 1 0 D6
1 1 1 D7

Step 5: Expression

Y= S0’S1’S2’D0+S0’S1’S2D1+S0’S1S2’D2+S0’S1S2D3+S0S1’S2’D4+
S0S1’S2D5+S0S1S2’D6+S0S1S2D7
Step 6: Logic diagram

H.W: 16:1 MUX


Demultiplexer
A demultiplexer is a circuit that receives information on a single
line and transmits this information on one of 2^n possible output
lines.

The selection of specific output line is controlled by the values of n


selection lines.

The demultiplexer takes one single input data line and then switches
it to any one of a number of individual output lines one at a time.

The demultiplexer converts a serial data signal at the input to a


parallel data at its output lines as shown below.

Demultiplexers are also called as data distributors, since they


transmit the same data which is received at the input to different
destinations.

Normally, there are 2^n output lines and n selection lines

Therefore, Demultiplexer is 'one into many '


Types of DEMUX

1:2 DEMUX

1:4 DEMUX

1:8 DEMUX

1:16 DEMUX
1:2 DEMUX
Step 1: Definition- receives information on a single line and
transmits this information on one of 2^n possible output
lines.

Step 2: No. of Input lines : 1 = D


No. of Output line : 2^n = 2 = Y0,Y1
No. of Select lines (n) : 2^n = 2
n = 1 = S0

Step 3: Block diagram

Y0
D 2:1 DEMUX
Y1

S0
Step 4: Truth table
D S0 Y0 Y1

D 0 D 0

D 1 o D

Step 5: Expression Y0=S0’D


Y1=S0D

Step 6: Logic diagram


1:4 DEMUX
Step 1: Definition- receives information on a single line and
transmits this information on one of 2^n possible output

Step 2: No. of Input lines : 1 - D


No. of Output line : 2^n = 4 = Y0,Y1,Y2,Y3
No. of Select lines (n) : 2^n = 4
n = 2 - S0,S1

Step 3: Block diagram

D Y0
4:1 DEMUX Y1
Y2
Y3

S0 S1
Step 4: Truth table

D S0 S1 Y0 Y1 Y2 Y3
D 0 0 D 0 0 0
D 0 1 0 D 0 0
D 1 0 0 0 D 0
D 1 1 0 0 0 D

Step 5: Expression

Y0 = S0’S1’D
Y1 = S0’S1D
Y2 = S0S1’D
Y3 = S0S1D
Step 6: Logic diagram

H.W : 1:8 and 1:16


Implementation of combinational
circuits using MUX

Step 1 : Select the multiplexer

Step 2 : Connect inputs corresponds to the


present minterms to logic 1.

Step 3 : Connect remaining inputs to logic 0.

Step 4 : Connect input variables to select


lines of MUX.
Step 1 : Connect least significant variables as a select inputs
of multiplexer.

Step 2: Derive inputs for multiplexer using implementation


table.

The implementation table is nothing but the list of the


inputs of the multiplexer and under them list of all the
minterms in two rows.

* The first row lists all those minterms where A is


complemented, and

* The second row lists all the minterms with A


uncomplemented.
Step3: The minterms given in the function are circled
and then each column is inspected separately as
follows :

If the two minterms in a column are not circled, 0 is


applied to the corresponding multiplexer input

If the two minterms in a column are circled, 1 is


applied to the corresponding multiplexer input

If the minterm in the second row is circled and


minterm in the first row is not circled, A is applied to
the corresponding multiplexer input

If the minterm in the first row is circled and minterm


in the second row is not circled, A’ is applied to the
corresponding multiplexer input
1) Implement the given function using multiplexer. F(x,y,z) =Σ (0,2,6,7).

Mux: input variables = 3 ——— n=3


2^n=2^3=8————- 8:1 MUX
inputs : 8
output: 1
Select line : 3
B’C’ B’C BC’ BC
00 01 10 11

HW: F(A,B,C)=(0,2,4,6,7)
F(A,B,C,D)=Σ (1,2,4,7,11,13,15)
B’C’D’ B’C’D B’CD’ B’CD BC’D’ BC’D BCD’ BCD
000 001 010 011 100 101 110 111

1
B’C’D’ B’C’D B’CD’ B’CD BC’D’ BC’D BCD’ BCD
000 001 010 011 100 101 110 111

1
Implementation of combinational
circuits using DEMUX

You might also like