Scribd
Upload
71 views

Microcontroller Assignment 1 (1)

This document is an assignment for the Microcontroller course (BCO601) at K V G College of Engineering, detailing various questions related to microprocessors, ARM architecture, and programming tasks. It includes questions on differences between microprocessors and microcontrollers, ARM processor modes, instruction cycles, and programming exercises. The assignment is due on April 27, 2024, and is supervised by Prof. Bhavya P S.

Uploaded by

bhavya
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
71 views

Microcontroller Assignment 1 (1)

This document is an assignment for the Microcontroller course (BCO601) at K V G College of Engineering, detailing various questions related to microprocessors, ARM architecture, and programming tasks. It includes questions on differences between microprocessors and microcontrollers, ARM processor modes, instruction cycles, and programming exercises. The assignment is due on April 27, 2024, and is supervised by Prof. Bhavya P S.

Uploaded by

bhavya
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 1

K V G COLLEGE OF ENGINEERING, SULLIA, D.K.

DEPARTMENT OF CS&E[AIML]
ASSIGNMENT - I
Course Name: Microcontroller Course Code: BCO601
Semester/ Date of
VI 13/05/24
Section: Assignment:
Academic Year: 2024-25 Due date: 27/04/24
Faculty in-
Prof. Bhavya P S
charge:
Mark RB
Q.No. Questions CO
s T
List out the differences between Microprocessors vs Microcontrollers
1 10 L2 CO1
Justify the statement: The ARM pipeline will not process an
2 10 L2 CO1
instruction, until it passes completely through the execute stage .
List and explain seven ARM processor modes. Also, explain ARM
3 10 L2 CO1
core changing from user mode to interrupt request mode on an
exception, with a neat diagram.
With example, explain why a branch instruction takes three cycles
4 10 L2 CO2
Show the post condition when MOVs instruction shifts register r1
5 10 L2 CO2
left by one bit and result is stored in r0. Where r0 = 0x00000000,
r1 = 0x80000004 and CPSR = nzcvqiFt.
Explain negative indexing and logarithmic indexing with examples.
6 10 L2 CO2
Write a program to arrange a series of 32-bit numbers in
7 10 L2 CO2
ascending/descending order.
8 Write a code fragment to – 10 L2 CO2
i. Copy the cpsr into register r1
ii. Clear bit 7 of r1
iii. Copy the register r1 back to cpsr
iv. Enable IRQ
v. Disable IRQ
vi. Enable FIQ
vii. Disable FIQ
Show the post condition when MOVs instruction shifts register r1 left
9 10 L2 CO2
by one bit and result is stored in r0. Where r0 = 0 × 00000000, r1 = 0
× 80000004 and CPSR = nzcvqiFt.
If (PRE) cpsr = nzcvqiFt_USER, r1 = 0x00000001 and SUBS r1,
10 10 L2 CO2
r1, #1 is executed; compute the POST conditions.

Prepared by Approved by

You might also like