0% found this document useful (0 votes)
32 views22 pages

Microprocessor

The document provides a series of questions and answers related to the Intel 8085 microprocessor, covering topics such as address bits, registers, instruction types, and memory specifications. It includes multiple-choice questions with correct answers and explanations for each. The content is aimed at preparing individuals for competitive exams in engineering and technology fields.

Uploaded by

Ganesh Kumar
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
32 views22 pages

Microprocessor

The document provides a series of questions and answers related to the Intel 8085 microprocessor, covering topics such as address bits, registers, instruction types, and memory specifications. It includes multiple-choice questions with correct answers and explanations for each. The content is aimed at preparing individuals for competitive exams in engineering and technology fields.

Uploaded by

Ganesh Kumar
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 22

Microprocessor

1. The number of address bits that are present in Microprocessor 8085 are
________.
(A) 64 (B) 32
(C) 16 (D) 8
Ans. (C);
8085 microprocessor has 16 bit address ranging from A15 – A8 and AD7 – AD0.
Address bus is unidirectional.

2. A register of microprocessor which keeps track of the execution of a program


and which contains the memory address of the next instruction to be executed
is called
(A) Index address register (B) Memory address register
(C) Program counter (D) Instruction register
Ans. (C);
x It is a 16-bit registers.
x The PC hold the address of next instruction to be executed.
x PC locate the memory address of the instruction that is to be executed next.

3. What is the size (in bits) of the stack pointer in 8085?


(A) 8 (B) 24
(C) 32 (D) 16
Ans. (D);
Stack pointer is a 16-bit register which contains the address of data present at the
top of the stack or it points to top of the stack memory.

4. An instruction used to set the carry flag in a computer can be classified as


(A) Data transfer (B) arithmetic
(C) Logical (D) Program Control
‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐
Prepare for various competitive exams GATE | SSC JE | State JE/AE (offline & Online)
SCO 134-136, sector 34A Chandigarh | www.yourpedia.in | 9855273076
Ans. (C);
A logical operation can be used to set the carry flag in a computer which perform
basic logical operations such as AND, OR, XOR etc. and works on a bitwise level.

5. In a microprocessor, WAIT states are used to


(A) Make the processor wait during a DMA operation
(B) make the processor wait during an interrupt processing
(C) make the processor wait during a power shutdown
(D) interface slow peripherals to the processor
Ans. (D);
WAIT states are used to interface slow peripheral to the processor. WAIT affects
no flags and it enables the test input pin to go low.

6. What is the Power supply specification for 8085 microprocessor?


(a) Single +5V supply with 10% voltage margins
(b) Dual +5V supply with 10% voltage margins
(c) Single +10V supply with 5% voltage margins
(d) Dual +5V supply with 5% voltage margins
Ans. (A);
Power supply specification of 8085 microprocessor is single + 5V supply with 10%
voltage margins.

7. 8085 is a-
(A) 8-bit Microprocessor (B) 4-bit Computer processor
(C) 8-bit Mini processor (D) 4-bit Mega processor
Ans. (A);
The Intel 8085 is an 8-bit microprocessor produced by intel. In this microprocessor
NMOS technology is used and it has parallel CPU.

‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐
Prepare for various competitive exams GATE | SSC JE | State JE/AE (offline & Online)
SCO 134-136, sector 34A Chandigarh | www.yourpedia.in | 9855273076
8. A microprocessor is called an n-bit microprocessor depending upon
(A) Registers’ length (B) Size of internal data bus
(C) Size of external data bus (D) None of these
Ans. (A);
A microprocessor is called n-bit mirco-processor depending on the size of internal
data bus. In other words it is the number of data lines which are fed to CPU.

9. In 8085 microprocessor, address bus and data bus are:


(A) Non-multiplexed (B) Multiplexed
(C) Duplicated (D) Same as CONTROL bus
Ans. (B);
In 8085, the lower 8-bit address bus (A0-A7) and data bus (D0-D7) are multiplex
to reduced number of external pin.

10. Program Counter (PC) register is an integral part of:


(A) Hard Disk (B) RAM
(C) Cache memory (D) CPU
Ans. (D);
Program Counter (PC) register is an integral part of CPU (Central Processing Unit.)

11. In memory mapped I/O 8085 Pp can access memory space


(A) 64 KB (B) 32 KB
(C) 256 B (D) Depends on ALU capacity
Ans. (A);
In memory mapped input/output 8085 microprocessor can access memory space is
65 KB.

‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐
Prepare for various competitive exams GATE | SSC JE | State JE/AE (offline & Online)
SCO 134-136, sector 34A Chandigarh | www.yourpedia.in | 9855273076
12. First In First Out (FIFO) is used in
(A) Stack (B) Linked list
(C) Queue (D) Tree
Ans. (C);
First in First Out (FIFO) is used in Queue. It is a method for handling data
structures where the first element is processed first and the newest element is
processes last. It is used in data structures, Disk scheduling and communication
and networking.

13. In a stack, we can access the element


(A) Which is entered at beginning
(B) All of the options
(C) Which is entered at last
(D) From any position
Ans. (C);
Stack is the part of memory where temporary data are stored. The data in the stack
is stored on the principle of LIFO (Last in first out). In this, the data which is stored
in the last, is used first and which is stored first, is used in last.

14. Which of the following flag conditions are not available in 8085 processor?
(A) Zero flag (B) Parity flag
(C) Overflow flag (D) Auxiliary carry flag
Ans. (C);
In 8085 microprocessor overflow flags are not available. There are five flags in
8085 microprocessor (i) Carry flag (ii) Auxiliary carry flag (iii) Sign flag (iv)
Parity flag (v) Zero flag

‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐
Prepare for various competitive exams GATE | SSC JE | State JE/AE (offline & Online)
SCO 134-136, sector 34A Chandigarh | www.yourpedia.in | 9855273076
15. ________ Flag is used only internally for BCD operation and is not available
for the programmer to change the sequence of the program.
(A) Zero flag (B) Parity flag
(C) Carry flag (D) Auxiliary flag
Ans. (D);
x The auxillary carry is used only internally for BCD operation and not available
for programmer.
x The auxillary flag is used by only microprocessor

16. For accurate clock period in 8085 it is preferable to use


(A) Crystal (B) Crystal of LC resonant circuit
(C) Crystal of RC circuit (D) LC or RC circuit
Ans. (A);
For accurate period in 8085 it is preferable to use crystal.

17. The program counter in an 8085 microprocessor is a 16-bit register because:


(A) It counts 16 bits at a time
(B) There are 16 address lines
(C) It facilitates the user string
(D) It has to fetch two 8-bit data at a time.
Ans. (B);
The program counter in an 8085 microprocessor is a 16-bit register because there
are 16 address lines.

18. Which one of the following flags is not used or branching in a microprocessor?
(A) Carry flag (B) Auxiliary carry flag
(C) Overflow flag (D) Parity flag
Ans. (B);
Auxiliary carry flag is not used for branching in a microprocessor.
‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐
Prepare for various competitive exams GATE | SSC JE | State JE/AE (offline & Online)
SCO 134-136, sector 34A Chandigarh | www.yourpedia.in | 9855273076
19. In 8085 microprocessor the value of the most signification bit of the result
following the execution of any arithmetic or Boolean instruction is stored in
(A) The carry status flag (B) The auxiliary carry status flag
(C) The sign status flag (D) The zero status flag
Ans. (C);
The most significant bit (MSB) represents the sign of the number
x If MSB = 1 Ÿ Indicates the number is negative and sign flag becomes set.
x If MSB = 0 Ÿ Indicates the number of positive and sign flag becomes reset.
So, it is stored in the sign status flag.

20. A microprocessor perform


(A) Low pass filtering (B) Logic operation
(C) Amplification (D) None of these
Ans. (B);
Microprocessor is a semiconductor component design by using VLSI technology
and it contains ALU, control unit, register of a CPU in single package and it
performs arithmetic and logic operations.

21. In a microprocessor system, the stack is used for -


(A) Storing the program return address whenever a sub-routing jump instruction is
executed
(B) Transmitting and receiving input-output data
(C) Storing all important CPU register contents whenever an interrupt to be
serviced
(D) Storing program instruction for interrupt service routine.
Ans. (A);
Stack is a temporary set of memory locations used to store binary information
(byte) temporarily during execution of a program, whenever a sub-routine jump
instruction is executed.
‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐
Prepare for various competitive exams GATE | SSC JE | State JE/AE (offline & Online)
SCO 134-136, sector 34A Chandigarh | www.yourpedia.in | 9855273076
22. The address bus of Intel 8085 is 16 bits and hence the memory which can be
accessed by this address bus is
(A) 1 K Byte (B) 16 K Bits
(C) 32 K Bits (D) 64 K Bytes
Ans. (D);
Memory accessed by Address bus
OR
Maximum address location = 2n
Where, n = Address line 16 bit
= 216
= 26 u 210
= 64 K bytes

23. The 8085 has two registers known as primary data pointers. These are
registers
(A) B and C (B) D and E
(C) H and L (D) C and D
Ans. (C);
The valid register pairs in the 8085 are DE, BC and HL. The HL pair is used to act
as a primary data pointer and it holds 16-bit address of memory location.

24. A microprocessor based system can perform many different functions,


because:
(A) Its operations is controlled by software
(B) It is digital system
(C) It uses a RAM
(D) It can be controlled by input and output devices
Ans. (A);

‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐
Prepare for various competitive exams GATE | SSC JE | State JE/AE (offline & Online)
SCO 134-136, sector 34A Chandigarh | www.yourpedia.in | 9855273076
A microprocessor can perform different function because it’s operation is based on
instructions and controlled by software. A microprocessor accept binary data as
input process and then provide output based on the instruction stored in the
memory.

25. In a 8085 microprocessor, the shift registers which store the result of an
addition and the overflow bit are, respectively
(A) B and F (B) A and F
(C) H and F (D) A and C
Ans. (B);
In an 8085 microprocessor, after performing the addition, result is stored in
accumulator and if any carry (overflow bit) is generated gets updated in the flags.

26. The word size of 8085 microprocessor is


(A) 4 bit (B) 16-bit
(C) 20-bit (D) 8-bit
Ans. (D);
In 8085 microprocessor
x The word size is 8 bit – A7 A6 A5 A4 A3 A2 A1 A0
x 16 bit address bus
x 8 bit data bus
x F clock frequency range 3.125 MHz

27. An 8-bit microprocessor has the typical two way connected buffered line
which are called.
(A) Address bus (B) Data bus
(C) Control bus (D) Power lines
Ans. (B);

‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐
Prepare for various competitive exams GATE | SSC JE | State JE/AE (offline & Online)
SCO 134-136, sector 34A Chandigarh | www.yourpedia.in | 9855273076
Data bus is bidirectional because the microprocessor can read from memory or
write data to memory.

28. 8085 has five flags they are designated as


(A) Z, CY, S, P and AC (B) CY, D, Y, S and P
(C) CY, AC, D, E and P (D) S, P, D, E and Y
Ans. (A);
There are five flag in 8085 microprocessor, which indicate the status after an
arithmetical and logical operation.
Carry Flag (CY)
Auxiliary flag (AC)
Sign flag (S)
Parity flag (P)
Zero flag (Z)

29. In a computer, set of electrical paths which is used to transfer data is called
(A) Ports (B) Monitors
(C) Bus (D) Computer clock
Ans. (C);
x Bus is group of conductor or wire which are use for transfer address, data,
control signal between microprocessor, memory, I/O device.
x Bus it three types:
1. Address bus
2. Data bus
3. Control bus

30. Which signal in 8085 is used to de-multiplex address and data bus?
(A) READY (B) ALE
(C) HOLD (D) HLDA
‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐
Prepare for various competitive exams GATE | SSC JE | State JE/AE (offline & Online)
SCO 134-136, sector 34A Chandigarh | www.yourpedia.in | 9855273076
Ans. (B);
To de-multiplexer address from data, ALE (Address latch enable) signal is used.

31. In a 8085 microprocessor, the number of pins are


(A) 21 (B) 19
(C) 27 (D) 40
Ans. (D);
In a 8085 microprocessor has following Key features-
x 40 pin dual-in-line-package (DIP)
x Word size = 8 bit
x Requirement of supply = 5 V dc
x Clock frequency = 3.125 MHz

32. In 8085 microprocessor, the accumulator is a


(A) 4 bit register (B) 8 bit register
(C) 16 bit register (D) 32 bit register
Ans. (B);
The accumulator is an 8-bit register that is a part of arithmetic and logic unit
(ALU). This register is used to store 8-bit data and to perform arithmetic and
logical operations. The result of an operation is stored in the accumulator.

33. In which type of addressing, the address field contains effective address?
(A) Immediate Addressing (B) Direct Addressing
(C) Indirect Addressing (D) Register Addressing
Ans. (B);
In direct Addressing, the address field contains effective address.

‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐
Prepare for various competitive exams GATE | SSC JE | State JE/AE (offline & Online)
SCO 134-136, sector 34A Chandigarh | www.yourpedia.in | 9855273076
34. After executing instruction LXI H, 2050 H in 8085 microprocessor, what will
be the content in register?
(A) A = 50 H (B) B = 50 H
(C) H = 50 H (D) L = 50 H
Ans. (D);
LXI H, 2050 HHL = 2050 H
H = 20 H, L = 50 H

35. In 8085 microprocessor CMA, RLC, RRC instructions are examples of which
addressing mode?
(A) Implicit addressing mode
(B) Direct addressing mode
(C) Indirect addressing mode
(D) Immediate addressing mode
Ans. (A);
CMA, RLC, RRC are implicit addressing mode. The implicit addressing mode
does not specify an effective address explicitly for either the destination or the
source or both sometimes.

36. The _________ holds intermediate results obtained during program


processing.
(A) Register (B) ALU
(C) Motherboard (D) Main memory
Ans. (A);
The accumulator is a register in which intermediate arithmetic & logic result are
stored.

‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐
Prepare for various competitive exams GATE | SSC JE | State JE/AE (offline & Online)
SCO 134-136, sector 34A Chandigarh | www.yourpedia.in | 9855273076
37. In 8085 microprocessor system, the direct addressing instructions is
(A) Mov A, B (B) Mov B, OAH
(C) MOv C, M (D) STA adds
Ans. (A);
Direct addressing modes implies the address location, contain itself by the
instruction.
x STA address is direct addressing mode
x MOV, C, M - indirect addressing mode
x MOV, A, B - resister addressing mode
x MVIB, OAH- immediate addressing mode.

38. Which of the following flag gets affected by complement accumulator


instruction (CMA)
(A) sign flag (B) carry flag
(C) zero flag (D) No flag
Ans. (D);
No flag gets affected by complement accumulator instruction (CMA).

39. In the register indirect addressing mode of 8085 microprocessor, data is


stored
(A) at the address contained in the register pair
(B) in the register pair
(C) in the accumulator
(D) in a fixed location of the memory
Ans. (A);
In register indirect addressing mode, the data to be operated is available inside a
memory location and that memory location is indirectly specified by a register pair.

‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐
Prepare for various competitive exams GATE | SSC JE | State JE/AE (offline & Online)
SCO 134-136, sector 34A Chandigarh | www.yourpedia.in | 9855273076
40. Which one of the following types of instructions will be used to copy from the
source to the destination location?
(A) Arithmetic instruction (B) Data transfer instructions
(C) Logical instructions (D) Machine control instructions
Ans. (B);
Data transfer instructions will be used to copy from the source to the destination
location. Data transfer instructions are also called copy instructions. Source and
destination can be register, data or memory address.

41. Which one of the following addressing mode is used in the instruction PUSH
B?
(A) Direct (B) Register
(C) Register indirect (D) Immediate
Ans. (C);
Register indirect addressing modes is used in the instruction PUSH B.

42. Multiplication is done in 8085 microprocessors by repeated addition


(A) this is done for memory optimization
(B) in ALU only addition and subtraction are possible
(C) a separate instruction is needed for the two
(D) none of these
Ans. (B);
Multiplication is done in 8085 microprocessor by repeated addition in ALU
(Arithmetic Logic Unit) only addition and subtraction are possible.

43. Which of the following is a 2 byte instruction?


(A) ORA A (B) XRA A
(C) CMA (D) XRI 80 H
Ans. (D);
‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐
Prepare for various competitive exams GATE | SSC JE | State JE/AE (offline & Online)
SCO 134-136, sector 34A Chandigarh | www.yourpedia.in | 9855273076
Two byte instruction is the type of instruction which the first 8-bit indicates the
opcode and next 8 XRI 80H is two byte instruction.

44. A state during which nothing happens is known as


(A) LDA (B) NOP
(C) MAR (D) OP code
Ans. (B);
NOP (no operation)
This instruction is useful when delay is required

45. Which instruction in an 8085 processor can set a flag?


(A) MOV B, C (B) JNZ 21 00 H
(C) STA 20 00 H (D) ADD B
Ans. (B);
ADD instruction in an 8085 microprocessor can sat a flag.
ADD B AmA+B

46. Which flag does not change by the execution of the instruction DCR B in 8085
microprocessor?
(A) Parity (B) Carry
(C) Zero (D) Sign
Ans. (B);
DCR B: B – 01 H o B (It means the content of the register is decrement by one.)
DCR B: requires o 1 Byte, 1 MC (F) and 4T states for execution.

47. In IC 8085 Microprocessor TRAP interrupt ISR is at which memory address?


(A) 50H (B) FEH
(C) 24H (D) 34H

‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐
Prepare for various competitive exams GATE | SSC JE | State JE/AE (offline & Online)
SCO 134-136, sector 34A Chandigarh | www.yourpedia.in | 9855273076
Ans. (C);
TRAP also called RST 4.5
Then, ISR o (4.5) u 8 = (36)10 o (24)H = (0024)H

48. The number of hardware interrupts (which require an external signal to


interrupt) present in an 8085 microprocessor are
(A) 1 (B) 4
(C) 5 (D) 13
Ans. (C);
When microprocessors receive interrupt signals through pins (hardware) of
microprocessor, they are known as hardware interrupts. There are 5 hardware
interrupts in 8085 microprocessor.
They are - INTR, RST7.5, RST6.5, RST5.5, TRAP.

49. In 8085 which of following has highest priority?


(A) INTR (B) RST 7.5
(C) RST 6.5 (D) RST 5.5
Ans. (B);
Decreasing priority order → TRAP > RST7.5 > RST6.5 > RST 5.5 > INTR

50. In the 8085 microprocessor, the RST 6 instruction transfers the program
execution to the following location:
(A) 30 H (B) 24 H
(C) 48 H (D) 60 H
Ans. (A);
Vector addressing are calculated by the formula = 8 u n
Then, for RST 6
=8u6
= (48)10
= (30) H
‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐
Prepare for various competitive exams GATE | SSC JE | State JE/AE (offline & Online)
SCO 134-136, sector 34A Chandigarh | www.yourpedia.in | 9855273076
51. Which of the following interrupts has the lowest priority?
(A) RST 5.5 (B) RST 7.6
(C) TRAP (D) INTR
Ans. (D);
Decreasing priority order of interrupts-
TRAP > RST 7.5 > RST 6.5 > RST 5.5 > INTR
So, INTR interrupt has the lowest priority.

52. How many hardware interrupts are there in 8086?


(A) 12 (B) 6
(C) 2 (D) 8
Ans. (C);
Hardware interrupts for 8086:- Those interrupts which are caused by any
peripheral device by sending a signal through a specified pin to the
microprocessor.
There are two hardware interrupts in 8086
• NMI (Non-Maskable interrupt).
• INTR

‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐‐
Prepare for various competitive exams GATE | SSC JE | State JE/AE (offline & Online)
SCO 134-136, sector 34A Chandigarh | www.yourpedia.in | 9855273076

You might also like