0% found this document useful (0 votes)
2 views

Assignment Number 01 Spring 2025

This document is an assignment for the course EE1005 – Linear Circuit Analysis at the National University of Computer and Emerging Sciences, due on February 10, 2025. It outlines the course learning outcome, assessment details, and includes specific questions related to circuit analysis techniques and theorems. The assignment is graded out of 100 marks, with each question contributing equally to the total score.
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
2 views

Assignment Number 01 Spring 2025

This document is an assignment for the course EE1005 – Linear Circuit Analysis at the National University of Computer and Emerging Sciences, due on February 10, 2025. It outlines the course learning outcome, assessment details, and includes specific questions related to circuit analysis techniques and theorems. The assignment is graded out of 100 marks, with each question contributing equally to the total score.
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 6

National University

of Computer and Emerging Sciences


Chiniot-Faisalabad Campus

EE1005 – Linear Circuit Analysis


Assignment Number 1
Course Learning Outcome (CLO) Domain Taxonomy Level PLO
No.
Statements
Apply various circuit analysis
techniques and theorems for DC Cognitive 3(Application)
01 01
response of linear time invariant
(LTI) circuits.
Spring 2025

Maximum Marks: 100 Due Date: 10 Feb 2025

Submitted By
Name: _________________________

Student ID: _________________________

Section: _________________________

Submitted To
Engr. Muhammad Irfan Ishaq
Assistant Professor – EE Department

Submission Date
___ Feb 2025

Details of Obtained Marks


Question
1 2 3 4 5 6 7 8 9 10
Number Total
CLO Number 1 1 1 1 1 1 1 1 1 1
Total Marks 10 10 10 10 10 10 10 10 10 10 100

Obtained Marks

Question No.1
Question No.2

For the circuit of Fig. (which is a model for the dc operation of a


bipolar junction transistor biased in forward active region), IB is
measured to be 100 μA. Determine IC and IE

Question No.3

Study the circuit depicted in Fig and explain (in terms of KCL) why
the voltage labeled Vx must be zero.

Question No.4
Determine the value of vx as labeled in the circuit of Fig.

Question No.5

Question No.6

Question No.7
Question No.8

Question No.9

Making appropriate use of resistor combination techniques,


calculate i3 in the circuit of Fig. 3.84 and the power provided to the
circuit by the single current source.

Question No.10

You might also like