Experiment 3
Experiment 3
Laboratory Manual
Topic No. 5
Design of Half Adder circuit using Basic Logic Gates.
Objective:
Design of a Half Adder Circuit using basic logic gates
Theory:
Half adder is a combinational arithmetic circuit that adds two numbers and produces a sum bit (S) and
carry bit (C) as the output. If A and B are the input bits, then sum bit (S) is the X-OR of A and B and
the carry bit (C) will be the AND of A and B. From this it is clear that a half adder circuit can be easily
constructed using one X-OR gate and one AND gate. Half adder is the simplest of all adder circuit,
but it has a major disadvantage. The half adder can add only two input bits (A and B) and has nothing
to do with the carry if there is any in the input. So if the input to a half adder have a carry, then it will
be neglected it and adds only the A and B bits. That means the binary addition process is not complete
and that’s why it is called a half adder. The truth table, schematic representation and XOR//AND
realization of a half adder are shown in the figure below.
Circuit Diagram:
Truth Table:
INPUTS OUTPUTS
A B SUM CARRY
0 0 0 0
0 1 1 0
1 0 1 0
1 1 0 1
Laboratory Manual
Apparatus Required:
Experimental Results:
INPUTS OUTPUTS**
A B SUM CARRY
0 0
0 1
1 0
1 1
Laboratory Manual
Topic No. 6
Design of Full Adder circuit using Basic Logic Gates.
Objective:
Design of a Full Adder Circuit using basic logic gates
Theory:
Full Adder is the adder which adds three inputs and produces two outputs. The first two inputs are A and B
and the third input is an input carry as C-IN. The output carry is designated as C-OUT and the normal output
is designated as S which is SUM.
A full adder logic is designed in such a manner that can take eight inputs together to create a byte-wide adder
and cascade the carry bit from one adder to another.
Circuit Diagram:
Fig 6.1 Circuit diagram of Full Adder using Basic Logic Gates.
Laboratory Manual
Truth Table:
INPUT OUTPUTS
A B CIN SUM CARRY
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
1 1 0 0 1
1 1 1 1 1
Apparatus Required:
Experimental Results:
INPUT OUTPUTS**
A B CIN SUM CARRY
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1